RL-ARM User's Guide

Technical Support

On-Line Manuals

RL-ARM User's Guide

RL-RTX RL-FlashFS RL-TCPnet RL-CAN RL-USB Example Programs Library Reference Data Types BIT BOOL CAN_ERROR CAN_msg DCACHE FAT_VI FATINFO FCACHE FILE FINFO FATVAR Media_INFO OS_ID RL_TIME S8 S16 S32 S64 U8 U16 U32 U64 Include Files can_cfg.h file_config.h net_config.h rtl.h rtx_can.h rtx_config.h stdio.h Reference _alloc_box _calloc_box _declare_box _declare_box8 _free_box _init_box _init_box8 accept ADC_IF_GetRequest ADC_IF_SetRequest arp_cache_ip arp_cache_mac arp_get_info bind CAN_init CAN_receive CAN_request CAN_rx_object CAN_send CAN_set CAN_start CAN_tx_object cgi_func cgi_process_data cgi_process_var cgx_content_type closesocket cls.config cls.get_last_error cls.init cls.unconfig cls.uninit com_getchar com_putchar com_tx_active connect dhcp_cbfunc dhcp_disable efs.EraseChip efs.EraseSector efs.Init efs.ProgramPage efs.ReadData efs.UnInit fanalyse fat.DeviceCtrl fat.Init fat.ReadInfo fat.ReadSect fat.UnInit fat.WriteSect fcheck fclose fdefrag fdelete feof ferror ffind fflush fformat ffree fgetc fgets finit FIQ_Handler fopen fprintf fputc fputs fread frename fs_get_date fs_get_time fscanf fseek ftell ftp_accept_host ftp_check_account ftp_fclose ftp_fdelete ftp_ffind ftp_file_access ftp_fopen ftp_fread ftp_frename ftp_fwrite ftp_get_user_id ftpc_cbfunc ftpc_connect ftpc_fclose ftpc_fopen ftpc_fread ftpc_fwrite funinit fwrite get_host_by_name gethostbyname getpeername getsockname HID_GetReport HID_SetReport http_accept_host http_check_account http_date http_fclose http_fgets http_file_access http_finfo http_fopen http_fread http_get_content_type http_get_info http_get_lang http_get_session http_get_user_id http_get_var icmp_ping igmp_join igmp_leave init_ethernet init_serial init_TcpNet int_disable_eth int_enable_eth interrupt_ethernet ioc_getcb ioc_init ioc_read_info ioc_read_sect ioc_uninit ioc_write_sect ioctlsocket isr_evt_set isr_mbx_check isr_mbx_receive isr_mbx_send isr_sem_send isr_tsk_get listen main_TcpNet mci.BusMode mci.BusSpeed mci.BusWidth mci.CheckMedia mci.Command mci.Delay mci.Init mci.ReadBlock mci.SetDma mci.UnInit mci.WriteBlock modem_dial modem_hangup modem_init modem_listen modem_online modem_process modem_run MSC_Inquiry MSC_MemoryRead MSC_MemoryVerify MSC_MemoryWrite nand.BlockErase nand.Init nand.PageRead nand.PageWrite nand.UnInit os_dly_wait os_evt_clr os_evt_get os_evt_set os_evt_wait_and os_evt_wait_or os_itv_set os_itv_wait os_mbx_check os_mbx_declare os_mbx_init os_mbx_send os_mbx_wait os_mut_init os_mut_release os_mut_wait os_resume os_sem_init os_sem_send os_sem_wait os_suspend os_sys_init os_sys_init_prio os_sys_init_user os_time_get os_tmr_call os_tmr_create os_tmr_kill os_tsk_create os_tsk_create_ex os_tsk_create_user os_tsk_create_user_ex os_tsk_delete os_tsk_delete_self os_tsk_pass os_tsk_prio os_tsk_prio_self os_tsk_self poll_ethernet ppp_close ppp_connect ppp_is_up ppp_listen recv recvfrom rewind send send_frame sendto slip_close slip_connect slip_is_up slip_listen smtp_accept_auth smtp_cbfunc smtp_connect snmp_set_community snmp_trap socket spi.BusSpeed spi.CheckMedia spi.Init spi.RecBuf spi.Send spi.SendBuf spi.SetSS spi.UnInit tcp_abort tcp_check_send tcp_close tcp_connect tcp_get_buf tcp_get_socket tcp_get_state tcp_listen tcp_max_dsize tcp_release_socket tcp_reset_window tcp_send tftp_accept_host tftp_fclose tftp_fopen tftp_fread tftp_fwrite tftpc_fclose tftpc_fopen tftpc_fread tftpc_fwrite tftpc_get tftpc_put timer_tick tnet_accept_host tnet_cbfunc tnet_ccmp tnet_check_account tnet_get_info tnet_get_user_id tnet_msg_poll tnet_process_cmd tnet_set_delay tsk_lock tsk_unlock udp_close udp_get_buf udp_get_socket udp_mcast_ttl udp_open udp_release_socket udp_send ungetc USB_Core USB_Device USB_EndPointNumber USB_EndPoint0 USB_IRQHandler USB_ISR USB_ReadEP USB_TaskInit USB_WriteEP usbd_adc_init usbd_cdc_init usbd_cdc_ser_availchar usbd_cdc_ser_closeport usbd_cdc_ser_initport usbd_cdc_ser_linestate usbd_cdc_ser_openport usbd_cdc_ser_read usbd_cdc_ser_write usbd_cls_dev_req usbd_cls_ep_req usbd_cls_if_req usbd_cls_init usbd_cls_sof usbd_configured usbd_connect usbd_hid_get_protocol usbd_hid_get_report usbd_hid_get_report_trigger usbd_hid_init usbd_hid_set_protocol usbd_hid_set_report usbd_init usbd_msc_init usbd_msc_read_sect usbd_msc_start_stop usbd_msc_write_sect usbd_reset_core usbd_vcom_chkserstate usbd_vcom_serial2usb usbd_vcom_usb2serial usbh_ehci_hw_delay_ms usbh_ehci_hw_get_capabilities usbh_ehci_hw_init usbh_ehci_hw_irq_en usbh_ehci_hw_pins_config usbh_ehci_hw_port_power usbh_ehci_hw_reg_rd usbh_ehci_hw_reg_wr usbh_engine usbh_engine_all usbh_get_error_string usbh_get_last_error usbh_hid_data_in usbh_hid_data_in_callback usbh_hid_data_out usbh_hid_get_last_error usbh_hid_kbd_getkey usbh_hid_mouse_getdata usbh_hid_parse_report_desc usbh_hid_status usbh_hw_delay_ms usbh_hw_ep_add usbh_hw_ep_config usbh_hw_ep_remove usbh_hw_get_capabilities usbh_hw_get_connect usbh_hw_get_speed usbh_hw_init usbh_hw_pins_config usbh_hw_port_power usbh_hw_port_reset usbh_hw_urb_cancel usbh_hw_urb_submit usbh_init usbh_init_all usbh_mem_alloc usbh_mem_free usbh_mem_init usbh_msc_get_last_error usbh_msc_read usbh_msc_read_config usbh_msc_status usbh_msc_write usbh_ohci_hw_delay_ms usbh_ohci_hw_get_capabilities usbh_ohci_hw_init usbh_ohci_hw_irq_en usbh_ohci_hw_pins_config usbh_ohci_hw_port_power usbh_ohci_hw_reg_rd usbh_ohci_hw_reg_wr usbh_transfer usbh_uninit usbh_uninit_all Library Files Appendix

init_ethernet

Summary
#include <net_config.h>

void init_ethernet (void);
Description

The init_ethernet function initializes the ethernet controller. The function:

  • enables the sending and receiving of packets
  • sets the MAC ethernet address
  • sets the interrupt configuration registers of the ethernet controller if the ethernet controller is configured for interrupt mode.

The init_ethernet function is part of RL-TCPnet. The prototype is defined in net_config.h.

note

  • The MAC address of the ethernet interface is typically configured by writing the six byte MAC address into the dedicated registers of the ethernet controller.
  • You must provide the init_ethernet function if the ethernet controller you use is different from the ones provided in the TCPnet source.
  • The TcpNet system frequently calls init_ethernet during its startup.
Return Value

The init_ethernet function does not return any value.

See Also

interrupt_ethernet, poll_ethernet, send_frame

Example
void init_ethernet (void) {
  /* Initialize the EMAC ethernet controller. */
  U32 regv,tout,id1,id2;

  /* Power Up the EMAC controller. */
  PCONP |= 0x40000000;

  /* Enable P1 Ethernet Pins. */
  if (MAC_MODULEID == OLD_EMAC_MODULE_ID) {
    /* For the first silicon rev.'-' ID P1.6 should be set. */
    PINSEL2 = 0x50151105;
  }
  else {
    /* on rev. 'A' and later, P1.6 should NOT be set. */
    PINSEL2 = 0x50150105;
  }
  PINSEL3 = (PINSEL3 & ~0x0000000F) | 0x00000005;

  /* Reset all EMAC internal modules. */
  MAC_MAC1 = MAC1_RES_TX | MAC1_RES_MCS_TX | MAC1_RES_RX | MAC1_RES_MCS_RX |
             MAC1_SIM_RES | MAC1_SOFT_RES;
  MAC_COMMAND = CR_REG_RES | CR_TX_RES | CR_RX_RES;

  /* A short delay after reset. */
  for (tout = 100; tout; tout--);

  /* Initialize MAC control registers. */
  MAC_MAC1 = MAC1_PASS_ALL;
  MAC_MAC2 = MAC2_CRC_EN | MAC2_PAD_EN;
  MAC_MAXF = ETH_MAX_FLEN;
  MAC_CLRT = CLRT_DEF;
  MAC_IPGR = IPGR_DEF;

  /* Enable Reduced MII interface. */
  MAC_COMMAND = CR_RMII | CR_PASS_RUNT_FRM;

  /* Reset Reduced MII Logic. */
  MAC_SUPP = SUPP_RES_RMII;
  for (tout = 100; tout; tout--);
  MAC_SUPP = 0;

  /* Put the DP83848C in reset mode */
  write_PHY (PHY_REG_BMCR, 0x8000);

  /* Wait for hardware reset to end. */
  for (tout = 0; tout < 0x100000; tout++) {
    regv = read_PHY (PHY_REG_BMCR);
    if (!(regv & 0x8800)) {
      /* Reset complete, device not Power Down. */
      break;
    }
  }

  /* Check if this is a DP83848C PHY. */
  id1 = read_PHY (PHY_REG_IDR1);
  id2 = read_PHY (PHY_REG_IDR2);

  if (((id1 << 16) | (id2 & 0xFFF0)) == DP83848C_ID) {
    /* Configure the PHY device */
#if defined (_10MBIT_)
    /* Connect at 10MBit */
    write_PHY (PHY_REG_BMCR, PHY_FULLD_10M);
#elif defined (_100MBIT_)
    /* Connect at 100MBit */
    write_PHY (PHY_REG_BMCR, PHY_FULLD_100M);
#else
    /* Use autonegotiation about the link speed. */
    write_PHY (PHY_REG_BMCR, PHY_AUTO_NEG);
    /* Wait to complete Auto_Negotiation. */
    for (tout = 0; tout < 0x100000; tout++) {
      regv = read_PHY (PHY_REG_BMSR);
      if (regv & 0x0020) {
        /* Autonegotiation Complete. */
        break;
      }
    }
#endif
  }

  /* Check the link status. */
  for (tout = 0; tout < 0x10000; tout++) {
    regv = read_PHY (PHY_REG_STS);
    if (regv & 0x0001) {
      /* Link is on. */
      break;
    }
  }

  /* Configure Full/Half Duplex mode. */
  if (regv & 0x0004) {
    /* Full duplex is enabled. */
    MAC_MAC2    |= MAC2_FULL_DUP;
    MAC_COMMAND |= CR_FULL_DUP;
    MAC_IPGT     = IPGT_FULL_DUP;
  }
  else {
    /* Half duplex mode. */
    MAC_IPGT = IPGT_HALF_DUP;
  }

  /* Configure 100MBit/10MBit mode. */
  if (regv & 0x0002) {
    /* 10MBit mode. */
    MAC_SUPP = 0;
  }
  else {
    /* 100MBit mode. */
    MAC_SUPP = SUPP_SPEED;
  }

  /* Set the Ethernet MAC Address registers */
  MAC_SA0 = ((U32)own_hw_adr[5] << 8) | (U32)own_hw_adr[4];
  MAC_SA1 = ((U32)own_hw_adr[3] << 8) | (U32)own_hw_adr[2];
  MAC_SA2 = ((U32)own_hw_adr[1] << 8) | (U32)own_hw_adr[0];

  /* Initialize Tx and Rx DMA Descriptors */
  rx_descr_init ();
  tx_descr_init ();

  /* Receive Broadcast, Multicast and Perfect Match Packets */
  MAC_RXFILTERCTRL = RFC_MCAST_EN | RFC_BCAST_EN | RFC_PERFECT_EN;

  /* Enable EMAC interrupts. */
  MAC_INTENABLE = INT_RX_DONE | INT_TX_DONE;

  /* Reset all interrupts */
  MAC_INTCLEAR  = 0xFFFF;

  /* Enable receive and transmit mode of MAC Ethernet core */
  MAC_COMMAND  |= (CR_RX_EN | CR_TX_EN);
  MAC_MAC1     |= MAC1_REC_EN;

  /* Configure VIC for EMAC interrupt. */
  VICVectAddr21 = (U32)interrupt_ethernet;
}