 | RL-ARM User's Guide |  |
|
|
| Timing Specifications| Function | ARM7™/ARM9™ (cycles) | Cortex™-M (cycles) |
|---|
| Initialize system (os_sys_init), start task | 1721 | 1147 | | Create task (no task switch) | 679 | 403 | | Create task (switch task) | 787 | 461 | | Delete task (os_tsk_delete) | 402 | 218 | | Task switch (by os_tsk_delete_self) | 458 | 230 | | Task switch (by os_tsk_pass) | 321 | 192 | | Set event (no task switch) | 128 | 89 | | Set event (switch task) | 363 | 215 | | Send semaphore (no task switch) | 106 | 72 | | Send semaphore (switch task) | 364 | 217 | | Send message (no task switch) | 218 | 117 | | Send message (switch task) | 404 | 241 | | Get own task identifier (os_tsk_self) | 23 | 65 | | Interrupt lockout | <160 | 0 |
Note - The table for ARM7™/ARM9™ RTX Kernel library is measured on LPC2138 (ARM7), code execution from internal flash with zero-cycle latency.
- The table for Cortex™-M RTX Kernel library is measured on LPC1768 (Cortex-M3), code execution from internal flash with zero-cycle latency.
- The RTX Kernel for the test is configured for 10 tasks, 10 user timers and stack checking disabled.
- Interrupt lockout in ARM7™/ARM9™ includes the ISR prolog generated by the compiler.
- The RTX Kernel library for Cortex™-M3/M4 does not disable interrupts. Interrupt lockout for Cortex™-M0/M1 is <20 cycles.
Related Knowledgebase Articles |
|