|
|||||||||||||||||||
|
Product Information Device Database® Downloads Compliance Testing Distributors |
Device Database®STMicroelectronics STM32F207VCThe STMicroelectronics STM32F207VC is a Core - ARM 32-bit Cortex-M3 CPU - 120 MHz maximum frequency, 150 DMIPS/1.25 DMIPS/MHz - Memory protection unit Memories - Up to 1 Mbyte of Flash memory - Up to 128 + 4 Kbytes of SRAM - Flexible static memory controller (supports Compact Flash, SRAM, PSRAM, NOR, NAND memories) - LCD parallel interface, 8080/6800 modes Clock, reset and supply management - 1.8 to 3.6 V application supply and I/Os - POR, PDR, PVD and BOR - 4 to 25 MHz crystal oscillator - Internal 16 MHz factory-trimmed RC - 32 kHz oscillator for RTC with calibration - Internal 32 kHz RC with calibration Low power - Sleep, Stop and Standby modes - VBAT supply for RTC, 20 × 32 bit backup registers optional 4 KB backup SRAM 3 × 12-bit, 0.5 us A/D converters - up to 24 channels - up to 6 MSPS in triple interleaved mode 2 × 12-bit D/A converters General-purpose DMA - 16-stream DMA controller centralized FIFOs and burst support Up to 17 timers - Up to twelve 16-bit and two 32-bit timers Debug mode - Serial wire debug (SWD) & JTAG interfaces - Cortex-M3 Embedded Trace Macrocell Up to 140 fast I/O ports with interrupt capability - 51/82/114/140 I/Os, all 5 V-tolerant Up to 15 communication interfaces - Up to 3 × I2C interfaces (SMBus/PMBus) - Up to 6 USARTs (7.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem control) - Up to 3 SPIs (30 Mbit/s), 2 with muxed I2S to achieve audio class accuracy - 2 × CAN interfaces (2.0B Active) - SDIO interface Advanced connectivity - USB 2.0 FS device/host/OTG controller with on-chip PHY - USB 2.0 HS/FS device/host/OTG controller with dedicated DMA on-chip FS PHY and ULPI - 10/100 Ethernet MAC with dedicated DMA supports IEEE 1588v2 hardware, MII/RMII 8- to 14-bit parallel camera interface - up to 27 Mbyte/s at 27 MHz or 48 Mbyte/s at 48 MHz CRC calculation unit, 96-bit unique ID Analog true random number generator.
| ||||||||||||||||||
|
|||||||||||||||||||