Keil Logo

Cadence Design Systems Inc. R8051XC2-A (8 DPTR)

The Cadence Design Systems Inc. R8051XC2-A (8 DPTR) is a flexible configurable, single-clock 8051 compatible IP core with 9.4 to 12.1 times more performance than legacy 80C51 (with Dhrystone v1.1 Benchmark on identical clock speed, depending on the MDU, number of DPTR and auto inc/dec/switch implementation). Optional features: 32 I/O lines, two 16-bit timer/counters, 6 interrupts/2 priority levels, one serial interfaces (UART), 16-bit multiplication-division unit (MDU), multiple DPTR with auto-increment/auto-switch support, power management unit (PMU), internally and externally generated wait states, software reset, program and data memory extension up to 8MB (banking). Optionally available: On-Chip Debug Support for Keil uVision Debugger. The R8051XC IP core can be implemented in FPGA and ASIC. *** This device is configured for 8 DPTR registers ***.

[Chip Vendor] [Distributors]

Development Tools
Compiler, Assembler, Linker, Debugger
Data Sheets
R8051XC2 Data Sheet
121,382 bytes

Get Adobe Acrobat Reader

Header Files
Real-Time OS
Simulated Features

The following on-chip peripherals are simulated by the Keil Software µVision Debugger.

AGSI Drivers

The following AGSI Drivers are available for the Keil Software µVision Simulator.

AGDI Drivers

The following AGDI Drivers are available for the Keil Software µVision Debugger.

  Arm logo
Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

Change Settings

Privacy Policy Update

Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.