 | Device Database® |  |
|
|
Product Information Device Database® Downloads Compliance Testing Distributors | Peripheral SimulationFor Atmel AT91SAM7S256 — Memory Controller Simulation support for this peripheral or feature is comprised of: - Dialog boxes which display and allow you to change peripheral configuration.
These simulation capabilities are described below. Memory Controller Dialog
The Memory Controller Dialog shows the current state of the on-chip Memory Controller. You can change settings for the Memory Controller using the controls in this dialog. Remap Control - MC_RCR (Control Register) holds the Memory Controller Remap Command Bit.
- RCB (Remap Command Bit) controls restoring and canceling the remap of page zero devices.
Abort Status - MC_ASR (Abort Status Register) holds the following status indicators:
- UNDADD (Undefined Address) access to an undefined address was attempted.
- MISADD (Misaligned Address) access to an misaligned address was attempted.
- MST0 (ARM7TDMI Source) the ARM7TDMI triggered the last aborted access.
- MST1 (PDC Source) the PDC triggered the last aborted access.
- SVMST0 (Saved ARM7TDMI Source) the ARM7TDMI triggered at least one abort since the last read on MC_ASR.
- SVMST1 (Saved PDC Source) the PDC triggered at least one abort since the last read on MC_ASR.
- MC_AASR (Abort Address Status Register) holds ABTADD
- ABTADD (Abort Address) contains the address of the last aborted access.
- ABTTYP (Abort Type) contains the type of abort: data read, data write or code fetch.
- ABTSZ (Abort Size) contains the size of the aborted data: byte, half-word, word.
|
|