|
|||||||||||
Product Information Device Database® Downloads Compliance Testing Distributors |
Weltrend WT51F108The Weltrend WT51F108 is an 8051 based CPU highspeed core with - 8K Flash ROM, 256 Bytes RAM, 256 additional XRAM - Dual datapointer - 16 external Interrupt IRQ pins - 8 Interrupts with 2 priority levels - 30 programmable bi-directional I/O pins - 4 16-Bit PWM channels - 16-channel 10-bit Analog/Digital Converter - Watchdog Timer (WDT) - Watch Timer - 16-bit Enhanced Timer with Capture function - UART (UART0), supports baud rate 1200 bps ~ 230400 bps (at 12 MHz) - 1 x master/slave SPI interface - 1 x master/slave I2C interface - One Comparator with 32 reference-levels - Low Voltage Detection (LVD) and Low Voltage Detection Reset (LVDR), both of them are programmable - Power On Reset (POR) - Low Voltage Reset (LVR) - Internal clock oscillator: 12.000 MHz/24MHz or 32kHz - External clock oscillator: 32.768 kHz ~ 24 MHz Crystal Oscillator - On-Chip single-wire In-Circuit Emulator (ICE) and In-System Programmer (ISP) - Three power-saving modes: Sleep mode, Green mode and Idle mode.
| ||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.