Keil Logo

STMicroelectronics STM32F383VC

The STMicroelectronics STM32F383VC is a Core - ARM 32-bit Cortex-M4 CPU - 72 MHz max. frequency - FPU (floating-point unit) - MPU (memory protection unit) Memories - 64 to 256 Kbytes of Flash memory - 32 Kbytes of SRAM with HW parity check CRC calculation unit Reset and power management - Supply: VDD= 1.8 V +/- 8%, VDDA= 1.65 - 3.6 V - External POR pin - Low power modes: Sleep, Stop Clock management - 4 to 32 MHz crystal oscillator - 32 kHz oscillator for RTC with calibration - Internal 8 MHz RC with x 16 PLL option - Internal 40 kHz oscillator Up to 84 fast I/Os - mappable on external interrupt vectors - Up to 45 I/Os with 5 V tolerant capability 12-channel DMA controller One 12-bit, 1.0 us ADC (up to 16 channels) - Conversion range: 0 to 3.6 V - Separate analog supply from 2.4 up to 3.6 Up to 3 16-bit Sigma Delta ADC - Separate analog supply from 2.2 to 3.6 V Up to 3 12-bit DAC channels 2 fast rail-to-rail analog comparators - programmable input and output with analog supply from 1.65 to 3.6 V Up to 24 capacitive sensing channels 17 timers - 32-bit timer, 16-bit timers - 16-bit timers with up to 2 IC/OC/PWM or pulse counter - 16-bit timers with up to 1 IC/OC/PWM or pulse counter - Independent and system watchdog timers - SysTick timer - 16-bit basic timers to drive the DAC Calendar RTC - Alarm and periodic wakeup from Stop Communication IFs - CAN IF (2.0B Active) - 2 I2C IFs; one supporting Fast - 3 USARTs (synchronous SPI and modem control, ISO7816 IF, LIN, IrDA) - 3 SPIs (18 Mbit/s) - HDMI-CEC bus interface Serial wire devices, JTAG, Cortex-M4F ETM 96-bit unique ID.

[Distributors]

Development Tools
Compiler, Assembler, Linker, Debugger
JTAG Debuggers
Data Sheets
Datasheet
930,236 bytes
Generic User Guide
1,755,988 bytes
Reference Manual
12,718,509 bytes
Technical Reference Manual
935,507 bytes

Get Adobe Acrobat Reader

Header Files
FLASH Utilities
Real-Time OS
Simulated Features
NOTE
Simulation for this device is provided by the default peripheral simulation driver.

Complete peripheral simulation is not available and is not planned to be implemented by ARM.

  Arm logo
Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

Change Settings

Privacy Policy Update

Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.