|
||||||||||||||||
Product Information Device Database® Downloads Compliance Testing Distributors |
Freescale Semiconductor MK52DN512xxx10The Freescale Semiconductor MK52DN512xxx10 is a Core features - 32-bit ARM Cortex-M4 core (up to 100MHz CPU Clock) - DSP Support - Nested vectored interrupt contr. (NVIC) - Async. wake-up interrupt contr. (AWIC) - Debug & trace capability - 2-pin serial wire debug (SWD) - IEEE 1149.1 Joint Test Action Group (JTAG) - IEEE 1149.7 compact JTAG (cJTAG) - Trace port interface unit (TPIU) - Flash patch and breakpoint (FPB) - Data watchpoint and trace (DWT) - Instrumentation trace macrocell (ITM) System and power management - SW/HW watchdog with external monitor pin - DMA contr. with 16 channels - Low-leakage wake-up unit (LLWU) - Power management contr. with 10 different power modes - Non-maskable interrupt (NMI) - 128-bit unique identification (ID) number per chip Clocks - Multi-purpose clock generator - PLL and FLL operation - Internal reference clocks (32kHz or 2MHz) - 12MHz to 32MHz crystal osc. - 32kHz to 40kHz crystal osc. - Internal 1kHz low power osc. - DC to 50MHz external square wave input clock Memories and Memory Interfaces - 512 KB Flash - 128KB SRAM - Flash security and protection features - Serial flash programming interface (EzPort) Security and integrity - Cyclic redundancy check (CRC) Analog - 16-bit SAR ADC - Programmable voltage reference (VREF) - High-speed Analog comparator (CMP) with 6-bit DAC - General purpose op-amps - Transimpedance amplifiers Timers - 1x8ch motor control/general purpose/PWM flex. timer (FTM) - 1x2ch quadrature decoder/general purpose/PWM flex. timer (FTM) - Carrier modulator timer (CMT) - Prog. delay block (PDB) - 1x4ch prog. interrupt timer (PIT) - Low-power timer (LPT) Communications - USB FS/LS OTG/Host/Device - SPI - I2C with SMBUS support - UART (w/ ISO7816, IrDA and HW flow control) Human-machine interface - GPIO with pin interrupt support, DMA request capability, digital glitch filter, and other pin control options - 5V tolerant inputs.
| |||||||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.