Keil Logo

Texas Instruments LM3S5P36

The Texas Instruments LM3S5P36 is an ARM Cortex-M3 Processor Core - 80-MHz operation; 100 DMIPS performance - ARM Cortex SysTick Timer - Nested Vectored Interrupt Controller (NVIC) On-Chip Memory - 64 KB single-cycle Flash memory up to 50 MHz; a prefetch buffer improves performance above 50 MHz - 24 KB single-cycle SRAM - Internal ROM loaded with StellarisWare software: Advanced Serial Integration - CAN 2.0 A/B controller - USB 2.0 Device - Three UARTs with IrDA and ISO 7816 support - Two I2C modules - Two Synchronous Serial Interface modules (SSI) System Integration - Direct Memory Access Controller (DMA) - System control and clocks including on-chip precision 16-MHz oscillator - Three 32-bit timers (up to six 16-bit) - Six Capture Compare PWM pins (CCP) - Lower-power battery-backed hibernation module - Real-Time Clock in Hibernation module - Two Watchdog Timers - Up to 33 GPIOs, depending on configuration Advanced Motion Control - Six advanced PWM outputs for motion and energy applications - Four fault inputs to promote low-latency shutdown - One Quadrature Encoder Input (QEI) Analog - Two 10-bit Analog-to-Digital Converters (ADC) with eight analog input channels and a sample rate of one million samples/second - Two analog comparators - 16 digital comparators - On-chip voltage regulator JTAG and ARM Serial Wire Debug (SWD) 64-pin LQFP package Industrial (-40°C to 85°C) Temperature Range.

[Chip Vendor] [Distributors]

Development Tools
Compiler, Assembler, Linker, Debugger
JTAG Debuggers
Data Sheets
Data Sheet
9,378,703 bytes
Errata Sheet
402,081 bytes
Generic User Guide
1,364,135 bytes
Product brief
270,954 bytes
Technical Reference Manual
2,247,922 bytes

Get Adobe Acrobat Reader

Header Files
FLASH Utilities
Device Programmers
MDK Middleware
The following middleware components are pre-configured in MDK-Professional
Real-Time OS
Simulated Features
Simulation for this device is provided by the default peripheral simulation driver.

Complete peripheral simulation is not available and is not planned to be implemented by ARM.

  Arm logo
Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

Change Settings

Privacy Policy Update

Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.