|
|||||||||||||||
Product Information Device Database® Downloads Compliance Testing Distributors |
Digital Core Design DR8051XPThe Digital Core Design DR8051XP is an 8051 based Pipelined High Performance Microcontroller IP Core with DoCD - DCD on-Chip Debugger. It is available for FPGA and ASIC usages as fully synchronous design with single clock domain. Its architecture is 7 times faster compared to legacy 80C51, area optimized, and low power. Main features and peripherals: up to 64 KB on-chip/off-chip CODE, 256 Bytes on-chip RAM, 16 MB XDATA, 2 DPTRs, CODE/XDATA Wait State feature, PMU - Power Management Unit, 15 Interrupts/2 priority levels, 32 I/O lines, 3 Timers/Counters, Watchdog timer, 2 UARTs, SPI - Serial Peripheral Interface, Master & Slave I2C, MDU - 16/32-bit Math Coprocessor, Floating Point Coprocessor,.
| ||||||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.