Keil Logo

Triscend TE502

The Triscend TE502 is an 8051-Based CSL Cells Controller with CSI System Bus, 2-Channel Advanced DMA Controler, Multi-Master Bus with Round-Robin Arbitration, Dual Data Pointers, 92 I/O Lines, 3 Timers/Counters, 12 Interrupt Sources / 3 Priority Levels, Watchdog Timer, 256 Bytes On-chip RAM, 8K Bytes On-chip XRAM.

*** IMPORTANT ***
Refer to Rochester Electronics at http://www.rocelec.com or to Zylogic at http://www.zylogic.com.cn.

*** EOL Notice ***
This device's End-Of-Life date is September 3, 2004.

[Chip Vendor]

Development Tools
Compiler, Assembler, Linker, Debugger
Data Sheets
Data Sheet for the Triscend TE502
Data Sheet
1,392,283 bytes

Get Adobe Acrobat Reader

Header Files
Example Code
Emulators
Real-Time OS
Simulated Features

The following on-chip peripherals are simulated by the Keil Software µVision Debugger.

The following on-chip peripherals are not simulated.

  • Configurable System Logic (CSL)
  • Dual DMA Controller
AGSI Drivers

The following AGSI Drivers are available for the Keil Software µVision Simulator.

AGDI Drivers

The following AGDI Drivers are available for the Keil Software µVision Debugger.


  Arm logo
Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

Change Settings

Privacy Policy Update

Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.