Keil Logo

Freescale Semiconductor MKL15Z64xxx4

The Freescale Semiconductor MKL15Z64xxx4 is a Core features - 32-bit ARM Cortex-M0+ core (up to 48MHz CPU Clock) - Nested vectored interrupt contr. (NVIC) - Async. wake-up interrupt contr. (AWIC) Debug & trace capability - 2-pin serial wire debug (SWD) - Micro trace buffer (MTB) - Data watchpoint and trace (DWT) System and power management - Software watchdog - Integrated bit manipulation engine (BME) - DMA controller - Low-leakage wake-up unit (LLWU) - Power management controller with 10 different power modes - Non-maskable interrupt (NMI) - 80-bit unique identification (ID) number per chip Clocks - External crystal oscillator or resonator - DC- 48 MHz external square wave input clock - Internal clock references - 31.25 to 39.063 kHz oscillator, 4 MHz oscillator, 1 kHz oscillator - Frequency-locked loop with the range of 20-25 MHz and 40-48 MHz Memories and Memory Interfaces - 64KB Flash - 8KB SRAM - 64 Byte Flash Cache Security and integrity - COP watchdog Analog - 12-bit analog-to-digital converter( ADC) for KL14 and 16-bit ADC with DP channel for KL15 - High speed comparator (HSCMP)with internal 6-bit digital-to-analog converter (DAC) - 12-bit digital-to-analog converter (DAC) for KL25 Timers - One 6-channel and two 2-channel 16-bit TPM modules - 32-bit Programmable interrupt timer (PIT) - Real-time clock (SRTC) - Low-power timer (LPTMR) - System tick timer (SYSTIK) Communications - SPI with DMA support - I2C with DMA support - Low-power UART with DMA support Human-machine interface - GPIO with pin interrupt support, DMA request capability, and other pin control options - Capacitive touch sensing inputs for KL15.

[Distributors]

Development Tools
Compiler, Assembler, Linker, Debugger
JTAG Debuggers
Data Sheets
Generic User Guide
957,968 bytes
Technical Reference Manual
426,589 bytes

Get Adobe Acrobat Reader

FLASH Utilities
Real-Time OS
Simulated Features
NOTE
Simulation for this device is provided by the default peripheral simulation driver.

Complete peripheral simulation is not available and is not planned to be implemented by ARM.

  Arm logo
Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

Change Settings

Privacy Policy Update

Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.