|
||||||||||||||||
|
Product Information Device Database® Downloads Compliance Testing Distributors |
Device Database®STMicroelectronics STM32L162QDThe STMicroelectronics STM32L162QD is an Operating conditions - Operating power supply range: 1.65 to 3.6 V (without BOR) 1.80 to 3.6 V (with BOR) - Temperature range: -40 to 85 °C Low power features - 4 modes: Sleep, Low-power run, Low-power sleep, Stop with RTC, Stop, Standby - Dynamic core voltage scaling down to 233 uA/MHz - Ultralow leakage per I/O: 50 nA - Fast wakeup from Stop: 8 us - Three wakeup pins Core: ARM 32-bit Cortex-M3 CPU - 32 MHz maximum frequency, 33.3 DMIPS peak - Memory protection unit Reset and supply management - Low power, ultrasafe BOR with 5 selectable thresholds - Ultralow power POR/PDR - Programmable voltage detector (PVD) Clock management - 1 to 24 MHz crystal oscillator - 32 kHz oscillator for RTC with calibration - Internal 16 MHz factory-trimmed RC - Internal 37 kHz low consumption RC - Internal multispeed low power RC, 64 kHz to 4 MHz - PLL for CPU clock and USB (48 MHz) Low power calendar RTC - Alarm, periodic wakeup from Stop/Standby Memories - 384 Kbyte Flash memory with ECC - 4 Kbyte of data EEPROM with ECC - 48 Kbytes of RAM Up to 83 fast I/Os all mappable on 16 external interrupt vectors Development support - Serial wire debug, JTAG and trace DMA: 7-channel DMA controller AES encryption hardware accelerator LCD 8 × 40 or 4 × 44 with step-up converter 12-bit ADC up to 1 Msps/24 channels - Temperature sensor and internal voltage reference - Operates down to 1.8 V 2 × 12-bit DACs with output buffers 2 ultralow power comparators - Window mode and wakeup capability 10 timers: - 6 × 16-bit general-purpose timers - 2 × 16-bit basic timers - 2 × watchdog timers (independent and window) Up to 8 communication interfaces - Up to 2 × I2C interfaces (SMBus/PMBus) - Up to 3 × USARTs (ISO 7816 interface, LIN, IrDA capability, modem control) - Up to 2 × SPIs (16 Mbit/s) - USB 2.0 full-speed interface CRC calculation unit, 96-bit unique ID.
| |||||||||||||||
|
||||||||||||||||