|
|||||||||||||||||||
|
Product Information Device Database® Downloads Compliance Testing Distributors |
Device Database®STMicroelectronics STM32F051K6The STMicroelectronics STM32F051K6 is an Operating conditions - Voltage range: 2.0 V to 3.6 V core - ARM 32-bit Cortex-M0 CPU (48 MHz max) Memories - 16 to 64 Kbytes of Flash memory - 8 Kbytes of SRAM with HW parity checking CRC calculation unit Clock management - 4 to 32 MHz crystal osc. - 32 kHz osc. for RTC with calibration - Internal 8 MHz RC with x6 PLL option - Internal 32 kHz RC osc. Calendar RTC with alarm and periodic wakeup from Stop/Standby Reset and supply management - Power-on/Power down reset (POR/PDR) - Programmable voltage detector (PVD) Low power Sleep, Stop, and Standby modes VBAT supply for RTC and backup registers 5-channel DMA controller 1 × 12-bit, 1.0 µs ADC (up to 16 channels) - Conversion range: 0 to 3.6V - Separate analog supply from 2.4 up to 3.6 Two analog comparators with programmable input and output One 12-bit D/A converter Up to 55 fast I/Os - All mappable on external interrupt vectors - Up to 36 I/Os with 5 V tolerant capability Up to 18 capacitive sensing channels supporting proximity, touchkey, linear and rotary touch sensors 96-bit unique ID Up to 11 timers - One 16-bit 7-channel advanced-control timer for 6 channels PWM output, with deadtime generation and emergency stop - One 32-bit and one 16-bit timer, with up to 4 IC/OC, usable for IR control decoding - One 16-bit timer, with 2 IC/OC, 1 OCN, deadtime generation and emergency stop - Two 16-bit timers, each with IC/OC and OCN, deadtime generation, emergency stop and modulator gate for IR control - One 16-bit timer with 1 IC/OC - Two watchdog timers (independent, window) - SysTick timer: 24-bit downcounter - One 16-bit basic timer to drive the DAC Communication interfaces - Up to two I2C interfaces - up to two USARTs supporting master synchronous SPI and modem control - Up to two SPIs (18 Mbit/s) with 4 to 16 programmable bit frame - Consumer electronics control (HDMI CEC) interface Serial wire debug (SWD).
| ||||||||||||||||||
|
|||||||||||||||||||