Arm Compiler6 does not model
the state of the Q (saturation) flag correctly in all situations.
Arm Compiler6 supports ACLE 2.1 Neon intrinsics. For more information on intrinsics that use the Advanced SIMD registers, see the Neon Intrinsics Reference.
For more information on ACLE 2.1, see the ACLE 2.1 specification.
Additional supported intrinsics
Arm Compiler6
also provides:
Support for the ACLE defined dot product intrinsics in AArch64
and AArch32 states.
[BETA] Support for the ACLE defined Armv8.2-A half-precision
floating-point scalar and vector intrinsics in AArch64 state.
[BETA] Support for the ACLE defined Armv8.2-A half-precision
floating-point vector intrinsics in AArch32 state.
Support for the ACLE defined BFloat16 floating-point scalar and vector intrinsics in AArch64 and AArch32 states.
Support for the ACLE defined Matrix Multiplication scalar and vector intrinsics in AArch64 and AArch32 states.
Support for the ACLE defined Memory Tagging Extension (MTE) intrinsics.
Support for the ACLE defined Transactional Memory Extension (TME) intrinsics.
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers of your data.