To use this intrinsic, your source file must contain
#include <arm_compat.h>. This is only available
for targets in AArch32 state.
Note:
Typically, this intrinsic enables FIQ
interrupts by clearing the F-bit in the CPSR. However, for v7-M and v8-M.mainline, it clears
the fault mask register (FAULTMASK). This intrinsic is not supported in v6-M and
v8-M.baseline.
Syntax
void __enable_fiq(void)
Restrictions
The __enable_fiq intrinsic can only be executed in privileged modes, that is, in non-user modes. In User mode, this intrinsic does not change the interrupt flags in the CPSR.
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers of your data.