Keil Logo

VLDR pseudo-instruction

11.14 VLDR pseudo-instruction

Pseudo-instruction that loads a constant value into a VFP single-precision or double-precision register.


This section describes the VLDR pseudo-instruction only.


VLDR{cond}.datatype Dd,=constant
VLDR{cond}.datatype Sd,=constant
must be either F32 or F64.
must be one of 8, 16, 32, or 64.
is an optional condition code.
Dd or Sd
is the extension register to be loaded.
is an immediate value of the appropriate type for datatype.


If an instruction (for example, VMOV) is available that can generate the constant directly into the register, the assembler uses it. Otherwise, the assembler generates a doubleword literal pool entry containing the constant and loads the constant using a VLDR instruction.
Related concepts
Non-ConfidentialPDF file icon PDF versionARM DUI0379H
Copyright © 2007, 2008, 2011, 2012, 2014-2016 ARM. All rights reserved. 
  Arm logo
Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

Change Settings

Privacy Policy Update

Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.