|
|||||||||||
Technical Support On-Line Manuals Assembler User Guide ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() |
Current Program Status Register
2.16 Current Program Status RegisterThe Current Program Status Register (CPSR) holds the same program status flags as the APSR, and some additional information. The CPSR holds:
The execution state bits control conditional execution in the IT block.
Only the APSR flags are accessible in all modes. ARM deprecates using an
MSR instruction to change the endianness bit (E) of the
CPSR, in any mode. SETEND is the preferred instruction to
write to the E bit.The execution state bits for the IT block (IT[1:0]), Jazelle bit (J), and
Thumb bit (T) can be accessed by
MRS only in Debug
state.NoteThe CPSR is not present in ARMv6-M and ARMv7-M processors. | ||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.