|
|||||||||||
Technical Support Support Resources
Product Information |
C51: Latency of Interrupt Service RoutinesInformation in this article applies to:
QUESTIONWhat is the interrupt latency of interrupt service routines (ISR) in C51? ANSWERThere are a number of things that impact how quickly an interrupt is serviced. For example, the following all delay an interrupt:
Assuming that interrupts are enabled and that there is no higher priority interrupt that is executing, a new interrupt is serviced by the Microcontroller immediately. Then, the interrupt service routine is entered. For example, the following C interrupt code:
generates the following assembly code:
As you can see, there is not a lot of overhead there to retard the performance of your ISRs. SEE ALSO
Last Reviewed: Thursday, February 25, 2021 | ||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.