




# STM32G431x6 STM32G431x8 STM32G431xB

Arm® Cortex®-M4 32b MCU+FPU, 170 MHz, up to 128 KB Flash,  
32 KB SRAM, Analog rich with 12b ADC, Math Co-Pro

Datasheet - preliminary data

## Features

- Core: Arm® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait-state execution from Flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions
- Operating conditions:
  - VDD, VDDA voltage range: 1.71 V to 3.6 V
- Mathematical Co-Processor
  - CORDIC for trigonometric functions acceleration
  - FMAC: Filter mathematical accelerator
- Memories
  - 128 Kbytes of Flash memory with ECC support, proprietary code readout protection (PCROP), Securable memory area
  - 22 Kbytes of SRAM, with HW parity check implemented on the first 16 Kbytes
  - Routine booster: 10 Kbytes of SRAM on instruction and data bus, with HW parity check (CCM SRAM)
- Reset and supply management
  - Power-on/Power-down reset (POR/PDR/BOR)
  - Programmable voltage detector (PVD)
  - Low-power modes: sleep, stop, standby and shutdown
  - V<sub>BAT</sub> supply for RTC and backup registers
- Clock management
  - 4 to 48 MHz crystal oscillator
  - 32 kHz oscillator with calibration
  - Internal 16 MHz RC with PLL option ( $\pm 1\%$ )
  - Internal 32 kHz RC oscillator ( $\pm 5\%$ )
- Up to 86 fast I/Os
  - All mappable on external interrupt vectors
  - Several I/Os with 5 V tolerant capability
- Interconnect matrix
- 12-channel DMA controller
- 2 x ADCs 0.20  $\mu$ s (up to 18 channels). Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range
- 4 x 12-bit DAC channels
  - 2 x buffered external channels 1MSPS
  - 2 x unbuffered internal channels 15 MSPS
- 4 x ultra-fast rail-to-rail analog comparators
- 3 x operational amplifiers that can be used in PGA mode, all terminals accessible
- 14 timers:
  - 1 x 32-bit timer and 2 x 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
  - 2 x 16-bit 8-channel advanced motor control timers, with up to 8 x PWM channels, dead time generation and emergency stop
  - 1 x 16-bit timer with 2 x IC/OCs, one OCN/PWM, dead time generation and emergency stop
  - 2 x 16-bit timers with IC/OC/OCN/PWM, dead time generation and emergency stop
  - 2 x watchdog timers (independent, window)
  - 1 x SysTick timer: 24-bit downcounter
  - 2 x 16-bit basic timers
  - 1 x low-power timer
- Calendar RTC with alarm, periodic wakeup from stop/standby



- Communication interfaces
  - 1 x FDCAN controller supporting Flexible data rate
  - 3 x I<sup>2</sup>C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from stop
  - 4 x USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
  - 1 x LPUART
  - 3 x SPIs, 4 to 16 programmable bit frames, 2 x with multiplexed half duplex I<sup>2</sup>S interface
  - 1 x SAI (serial audio interface)
  - USB 2.0 full-speed interface with LPM and BCD support
  - IRTIM (Infrared interface)
  - USB Type-C™ /USB power delivery controller (UCPD)
- True random number generator (RNG)
- CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™

**Table 1. Device summary**

Reference	Part number
STM32G431x6	STM32G431C6, STM32G431K6, STM32G431R6, STM32G431V6
STM32G431x8	STM32G431C8, STM32G431K8, STM32G431R8, STM32G431V8
STM32G431xB	STM32G431CB, STM32G431KB, STM32G431RB, STM32G431VB

# Contents

<b>1</b>	<b>Introduction</b>	<b>12</b>
<b>2</b>	<b>Description</b>	<b>13</b>
<b>3</b>	<b>Functional overview</b>	<b>17</b>
3.1	Arm® Cortex®-M4 core with FPU	17
3.2	Adaptive real-time memory accelerator (ART Accelerator™)	17
3.3	Memory protection unit	17
3.4	Embedded Flash memory	17
3.5	Embedded SRAM	18
3.6	Multi-AHB bus matrix	19
3.7	Boot modes	19
3.8	CORDIC co-processor (CORDIC)	19
3.9	Filter Mathematical ACcelerator(FMAC)	20
3.10	Cyclic redundancy check calculation unit (CRC)	21
3.11	Power supply management	21
3.11.1	Power supply schemes	21
3.11.2	Power supply supervisor	22
3.11.3	Voltage regulator	22
3.11.4	Low-power modes	22
3.11.5	Reset mode	23
3.11.6	VBAT operation	23
3.12	Interconnect matrix	24
3.13	Clocks and startup	25
3.14	General-purpose inputs/outputs (GPIOs)	26
3.15	Direct memory access controller (DMA)	26
3.16	DMA request router (DMAMux)	27
3.17	Interrupts and events	27
3.17.1	Nested vectored interrupt controller (NVIC)	27
3.17.2	Extended interrupt/event controller (EXTI)	27
3.18	Analog-to-digital converter (ADC)	28
3.18.1	Temperature sensor	28

3.18.2	Internal voltage reference (VREFINT)	29
3.18.3	VBAT battery voltage monitoring	29
3.19	Digital to analog converter (DAC)	29
3.20	Voltage reference buffer (VREFBUF)	30
3.21	Comparators (COMP)	30
3.22	Operational amplifier (OPAMP)	30
3.23	Random number generator (RNG)	31
3.24	Timers and watchdogs	31
3.24.1	Advanced motor control timer (TIM1, TIM8)	31
3.24.2	General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)	32
3.24.3	Basic timers (TIM6 and TIM7)	32
3.24.4	Low-power timer (LPTIM1)	33
3.24.5	Independent watchdog (IWDG)	33
3.24.6	System window watchdog (WWDG)	33
3.24.7	SysTick timer	33
3.25	Real-time clock (RTC) and backup registers	34
3.26	Tamper and backup registers (TAMP)	34
3.27	Infrared transmitter	35
3.28	Inter-integrated circuit interface (I <sup>2</sup> C)	36
3.29	Universal synchronous/asynchronous receiver transmitter (USART)	37
3.30	Low-power universal asynchronous receiver transmitter (LPUART)	38
3.31	Serial peripheral interface (SPI)	38
3.32	Serial audio interfaces (SAI)	39
3.32.1	SAI peripheral supports	39
3.33	Controller area network (FDCAN2)	40
3.34	Universal serial bus (USB)	40
3.35	USB Type-C™ / USB Power Delivery controller (UCPD)	40
3.36	Clock recovery system (CRS)	41
3.37	Development support	41
3.37.1	Serial wire JTAG debug port (SWJ-DP)	41
3.37.2	Embedded Trace Macrocell™	41
<b>4</b>	<b>Pinouts and pin description</b>	<b>42</b>
4.1	UFQFPN32 pinout description	42

4.2	LQFP32 pinout description	42
4.3	UFQFPN48 pinout description	43
4.4	LQFP48 pinout description	43
4.5	WLCSP49 ballout description	44
4.6	LQFP64 pinout description	44
4.7	LQFP80 pinout description	45
4.8	UFBGA64 ballout description	46
4.9	LQFP100 pinout description	47
4.10	Pin definition	48
4.11	Alternate functions	60
<b>5</b>	<b>Electrical characteristics</b>	<b>66</b>
5.1	Parameter conditions	66
5.1.1	Minimum and maximum values	66
5.1.2	Typical values	66
5.1.3	Typical curves	66
5.1.4	Loading capacitor	66
5.1.5	Pin input voltage	66
5.1.6	Power supply scheme	67
5.1.7	Current consumption measurement	68
5.2	Absolute maximum ratings	68
5.3	Operating conditions	70
5.3.1	General operating conditions	70
5.3.2	Operating conditions at power-up / power-down	72
5.3.3	Embedded reset and power control block characteristics	72
5.3.4	Embedded voltage reference	74
5.3.5	Supply current characteristics	75
5.3.6	Wakeup time from low-power modes and voltage scaling transition times	98
5.3.7	External clock source characteristics	99
5.3.8	Internal clock source characteristics	104
5.3.9	PLL characteristics	108
5.3.10	Flash memory characteristics	109
5.3.11	EMC characteristics	110
5.3.12	Electrical sensitivity characteristics	111
5.3.13	I/O current injection characteristics	112

5.3.14	I/O port characteristics	113
5.3.15	NRST pin characteristics	118
5.3.16	Extended interrupt and event controller input (EXTI) characteristics	119
5.3.17	Analog switches booster	119
5.3.18	Analog-to-digital converter characteristics	120
5.3.19	Digital-to-Analog converter characteristics	133
5.3.20	Voltage reference buffer characteristics	140
5.3.21	Comparator characteristics	142
5.3.22	Operational amplifiers characteristics	143
5.3.23	Temperature sensor characteristics	147
5.3.24	V <sub>BAT</sub> monitoring characteristics	147
5.3.25	Timer characteristics	148
5.3.26	Communication interfaces characteristics	149
5.3.27	UCPD characteristics	156
<b>6</b>	<b>Package information</b>	<b>157</b>
6.1	UFQFPN32 package information	157
6.2	LQFP32 package information	158
6.3	UFQFPN48 package information	161
6.4	LQFP48 package information	163
6.5	WLCSP49 package information	165
6.6	LQFP64 package information	166
6.7	LQFP80 package information	168
6.8	UFBGA64 package information	170
6.9	LQFP100 package information	172
6.10	Thermal characteristics	174
6.10.1	Reference document	174
6.10.2	Selecting the product temperature range	175
<b>7</b>	<b>Ordering information</b>	<b>177</b>
<b>8</b>	<b>Revision history</b>	<b>178</b>

## List of tables

Table 1.	Device summary . . . . .	2
Table 2.	STM32G431xx features and peripheral counts . . . . .	14
Table 3.	STM32G431xx peripherals interconnect matrix . . . . .	24
Table 4.	DMA implementation . . . . .	26
Table 5.	Temperature sensor calibration values . . . . .	29
Table 6.	Timer feature comparison . . . . .	31
Table 7.	I2C implementation . . . . .	36
Table 8.	USART/UART/LPUART features . . . . .	37
Table 9.	SAI implementation for the features implementation . . . . .	39
Table 10.	Legend/abbreviations used in the pinout table . . . . .	48
Table 11.	STM32G431xx pin definition . . . . .	49
Table 12.	Alternate function . . . . .	60
Table 13.	Voltage characteristics . . . . .	68
Table 14.	Current characteristics . . . . .	69
Table 15.	Thermal characteristics . . . . .	69
Table 16.	General operating conditions . . . . .	70
Table 17.	Operating conditions at power-up / power-down . . . . .	72
Table 18.	Embedded reset and power control block characteristics . . . . .	72
Table 19.	Embedded internal voltage reference . . . . .	74
Table 20.	Current consumption in Run and Low-power run modes, code with data processing running from Flash in single bank, ART enable (Cache ON Prefetch OFF) . . . . .	76
Table 21.	Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART disable . . . . .	78
Table 22.	Current consumption in Run and Low-power run modes, code with data processing running from SRAM1 . . . . .	80
Table 23.	Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) . . . . .	82
Table 24.	Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable . . . . .	83
Table 25.	Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1 . . . . .	84
Table 26.	Current consumption in Sleep and Low-power mode Flash ON . . . . .	85
Table 27.	Current consumption in low-power sleep modes, Flash in power-down . . . . .	86
Table 28.	Current consumption in Stop 1 mode . . . . .	87
Table 29.	Current consumption in Stop 0 mode . . . . .	88
Table 30.	Current consumption in Standby mode . . . . .	88
Table 31.	Current consumption in Shutdown mode . . . . .	91
Table 32.	Current consumption in VBAT mode . . . . .	92
Table 33.	Peripheral current consumption . . . . .	94
Table 34.	Low-power mode wakeup timings . . . . .	98
Table 35.	Regulator modes transition times . . . . .	99
Table 36.	Wakeup time using USART/LPUART . . . . .	99
Table 37.	High-speed external user clock characteristics . . . . .	99
Table 38.	Low-speed external user clock characteristics . . . . .	100
Table 39.	HSE oscillator characteristics . . . . .	101
Table 40.	LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ ) . . . . .	103
Table 41.	HSI16 oscillator characteristics . . . . .	104
Table 42.	HSI48 oscillator characteristics . . . . .	105



## List of tables

## STM32G431x6 STM32G431x8 STM32G431xB

Table 43.	LSI oscillator characteristics . . . . .	106
Table 44.	PLL characteristics . . . . .	108
Table 45.	Flash memory characteristics . . . . .	109
Table 46.	Flash memory endurance and data retention . . . . .	109
Table 47.	EMS characteristics . . . . .	110
Table 48.	EMI characteristics . . . . .	111
Table 49.	ESD absolute maximum ratings . . . . .	111
Table 50.	Electrical sensitivities . . . . .	112
Table 51.	I/O current injection susceptibility . . . . .	112
Table 52.	I/O static characteristics . . . . .	113
Table 53.	Output voltage characteristics . . . . .	115
Table 54.	I/O (except FT_c) AC characteristics . . . . .	116
Table 55.	I/O FT_c AC characteristics . . . . .	117
Table 56.	NRST pin characteristics . . . . .	118
Table 57.	EXTI input characteristics . . . . .	119
Table 58.	Analog switches booster characteristics . . . . .	119
Table 59.	ADC characteristics . . . . .	120
Table 60.	Maximum ADC RAIN . . . . .	122
Table 61.	ADC accuracy - limited test conditions 1 . . . . .	124
Table 62.	ADC accuracy - limited test conditions 2 . . . . .	126
Table 63.	ADC accuracy - limited test conditions 3 . . . . .	128
Table 64.	ADC accuracy - limited test conditions 4 . . . . .	130
Table 65.	DAC 1MSPS characteristics . . . . .	133
Table 66.	DAC 1MSPS accuracy . . . . .	136
Table 67.	DAC 15MSPS characteristics . . . . .	137
Table 68.	DAC 15MSPS accuracy . . . . .	139
Table 69.	VREFBUF characteristics . . . . .	140
Table 70.	COMP characteristics . . . . .	142
Table 71.	OPAMP characteristics . . . . .	143
Table 72.	TS characteristics . . . . .	147
Table 73.	V <sub>BAT</sub> monitoring characteristics . . . . .	147
Table 74.	V <sub>BAT</sub> charging characteristics . . . . .	147
Table 75.	TIMx characteristics . . . . .	148
Table 76.	IWDG min/max timeout period at 32 kHz (LSI) . . . . .	149
Table 77.	WWDG min/max timeout value at 170 MHz (PCLK) . . . . .	149
Table 78.	I2C analog filter characteristics . . . . .	150
Table 79.	SPI characteristics . . . . .	150
Table 80.	SAI characteristics . . . . .	154
Table 81.	USB electrical characteristics . . . . .	155
Table 82.	UCPD characteristics . . . . .	156
Table 83.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data . . . . .	159
Table 84.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data . . . . .	162
Table 85.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data . . . . .	164
Table 86.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data . . . . .	166
Table 87.	LQFP - 80 pins, 12 x 12 mm low-profile quad flat package mechanical data . . . . .	168
Table 88.	UFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package mechanical data . . . . .	170



Table 89.	UFBGA64 recommended PCB design rules (0.5 mm pitch BGA) . . . . .	171
Table 90.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data . . . . .	172
Table 91.	Package thermal characteristics . . . . .	174
Table 92.	Ordering information scheme . . . . .	177
Table 93.	Document revision history . . . . .	178

ST Restricted  
DRAFT

## List of figures

Figure 1.	STM32G431xx block diagram	16
Figure 2.	Multi-AHB bus matrix	19
Figure 3.	Voltage reference buffer	30
Figure 4.	Infrared transmitter	35
Figure 5.	STM32G431xx UFQFPN32 pinout	42
Figure 6.	STM32G431xx LQFP32 pinout	42
Figure 7.	STM32G431xx UFQFPN48 pinout	43
Figure 8.	STM32G431xx LQFP48 pinout	43
Figure 9.	STM32G431xx WLCSP49 ballout	44
Figure 10.	STM32G431xx LQFP64 pinout	44
Figure 11.	STM32G431xx LQFP80 pinout	45
Figure 12.	STM32G431xx UFBGA64 ballout	46
Figure 13.	STM32G431xx LQFP100 pinout	47
Figure 14.	Pin loading conditions	66
Figure 15.	Pin input voltage	66
Figure 16.	Power supply scheme	67
Figure 17.	Current consumption measurement	68
Figure 18.	VREFINT versus temperature TBD	75
Figure 19.	High-speed external clock source AC timing diagram	100
Figure 20.	Low-speed external clock source AC timing diagram	100
Figure 21.	Typical application with an 8 MHz crystal	102
Figure 22.	Typical application with a 32.768 kHz crystal	103
Figure 23.	HSI16 frequency versus temperature	105
Figure 24.	HSI48 frequency versus temperature	106
Figure 25.	I/O input characteristics	114
Figure 26.	I/O AC characteristics definition <sup>(1)</sup>	118
Figure 27.	Recommended NRST pin protection	119
Figure 28.	ADC accuracy characteristics	132
Figure 29.	Typical connection diagram using the ADC	132
Figure 30.	12-bit buffered / non-buffered DAC	135
Figure 31.	SPI timing diagram - slave mode and CPHA = 0	152
Figure 32.	SPI timing diagram - slave mode and CPHA = 1	152
Figure 33.	SPI timing diagram - master mode	153
Figure 34.	SAI master timing waveforms	155
Figure 35.	SAI slave timing waveforms	155
Figure 36.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	158
Figure 37.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint	160
Figure 38.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline	161
Figure 39.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint	162
Figure 40.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	163
Figure 41.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint	165
Figure 42.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	166
Figure 43.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint	167

Figure 44.	LQFP - 80 pins, 12 x 12 mm low-profile quad flat package outline. . . . .	168
Figure 45.	LQFP - 80 pins, 12 x 12 mm low-profile quad flat package recommended footprint. . . . .	169
Figure 46.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package outline . . . . .	170
Figure 47.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package recommended footprint . . . . .	171
Figure 48.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline . . . . .	172
Figure 49.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint. . . . .	173

ST Restricted  
DRAFT

# 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32G431xx microcontrollers.

This document should be read in conjunction with the STM32G4xx reference manual (RM0440). The reference manual is available from the STMicroelectronics website [www.st.com](http://www.st.com).

For information on the Arm<sup>®(a)</sup> Cortex<sup>®</sup>-M4 core, please refer to the Cortex<sup>®</sup>-M4 Technical Reference Manual, available from the [www.arm.com](http://www.arm.com) website.

arm

---

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

## 2 Description

The STM32G431xx devices are based on the high-performance Arm® Cortex®-M4 32-bit RISC core. They operate at a frequency of up to 170 MHz.

The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application's security.

These devices embed high-speed memories (128 Kbytes of Flash memory, and 32 Kbytes of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI Flash memory interface, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The devices also embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, Securable memory area and proprietary code readout protection.

The devices embed peripherals allowing mathematical/arithmetic function acceleration (CORDIC co-processor for trigonometric functions and FMAC unit for Filter Functions).

They offer two fast 12-bit ADCs (5 Msps), four comparators, three operational amplifiers, four DAC channels (2 external and 2 internal), an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timers, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and one 16-bit low-power timer.

They also feature standard and advanced communication interfaces such as:

- Three I2Cs
- Three SPIs multiplexed with two half duplex I2Ss
- Three USARTs, one UART and one low-power UART.
- One FDCAN
- One SAI (Serial Audio Interfaces)
- USB device
- USB PD

The devices operate in the -40 to +85 °C (+105 °C junction), -40 to +105 °C (+125 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported including an analog independent supply input for ADC, DAC, OPAMPs and comparators. A VBAT input allows backup of the RTC and the registers.

The STM32G431xx family offers 8 packages from 32-pin to 100-pin.

## Description

## STM32G431x6 STM32G431x8 STM32G431xB

Table 2. STM32G431xx features and peripheral counts

Peripheral		STM32G431Kx			STM32G431Cx			STM32G431Rx			STM32G431Mx			STM32G431Vx		
Flash memory		32 KB	64 KB	128 KB	32 KB	64 KB	128 KB	32 KB	64 KB	128 KB	32 KB	64 KB	128 KB	32 KB	64 KB	128 KB
SRAM		32 (16 + 6 + 10) KB														
Timers	Advanced motor control	2 (16-bit)														
	General purpose	5 (16-bit) 1 (32-bit)														
	Basic	2 (16-bit)														
	Low power	1 (16-bit)														
	SysTick timer	1														
	Watchdog timers (independent, window)	2														
	PWM channels (all)	23			31			35			35			35		
	PWM channels (except complementary )	19			23			24			24			24		
Comm. interfaces	SPI(I2S) <sup>(1)</sup>	3 (2)														
	I <sup>2</sup> C	3														
	USART	2			3											
	UART	0						1								
	LPUART	1														
	FDCANs	1														
	USB device	Yes														
	UCPD	Yes														
	SAI	Yes														
RTC		Yes														
Tamper pins		1			2						2			3		
Random number generator		Yes														
AES		No														
CORDIC		Yes														
FMAC		Yes														
GPIOs		26			38 in LQFP48 42 in UFQFPN48 41 in WLCSP49			52			66			86		
Wakeup pins		2			3			4			4			5		


Table 2. STM32G431xx features and peripheral counts (continued)

Peripheral	STM32G431Kx	STM32G431Cx	STM32G431Rx	STM32G431Mx	STM32G431Vx
12-bit ADCs Number of channels	2				
	10	12 in LQFP48 13 in UFQFPN48 13 in WLCSP49	18	18	18
12-bit DAC Number of channels	2 4 (2 external + 2 internal)				
Internal voltage reference buffer	Yes				
Analog comparator	4				
Operational amplifiers	3				
Max. CPU frequency	170 MHz				
Operating voltage	1.71 V to 3.6 V				
Operating temperature	Ambient operating temperature: -40 to 85 °C / -40 to 105 °C / -40 to 125 °C				
Packages	LQFP32/ UFQFPN32	LQFP48/ UFQFPN48/ WLCSP49	LQFP64/ UFBGA64	LQFP80	LQFP100

1. The SPI2/3 interfaces can work in an exclusive way in either the SPI mode or the I2S audio mode.



Figure 1. STM32G431xx block diagram



MSv47173V1

Note: AF: alternate function on I/O pins.

## 3 Functional overview

### 3.1 Arm® Cortex®-M4 core with FPU

The Arm® Cortex®-M4 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of the MCU implementation, with a reduced pin count and with low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm® Cortex®-M4 with FPU 32-bit RISC processor features an exceptional code-efficiency, delivering the expected high-performance from an Arm core in a memory size usually associated with 8-bit and 16-bit devices.

The processor supports a set of DSP instructions which allows an efficient signal processing and a complex algorithm execution. Its single precision FPU speeds up the software development by using metalanguage development tools to avoid saturation.

With its embedded Arm core, the STM32G431xx family is compatible with all Arm tools and software.

*Figure 1* shows the general block diagram of the STM32G431xx devices.

### 3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator that is optimized for the STM32 industry-standard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

### 3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to the memory and to prevent one task to accidentally corrupt the memory or the resources used by any other active task. This memory area is organized into up to 8 protected areas, which can be divided in up into 8 subareas each. The protection area sizes range between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

### 3.4 Embedded Flash memory

The STM32G431xx devices feature 128 kbytes of embedded Flash memory which is available for storing programs and data.

Flexible protections can be configured thanks to the option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels of protection are available:
  - Level 0: no readout protection
  - Level 1: memory readout protection; the Flash memory cannot be read from or written to if either the debug features are connected or the boot in RAM or bootloader are selected
  - Level 2: chip readout protection; the debug features (Cortex-M4 JTAG and serial wire), the boot in RAM and the bootloader selection are disabled (JTAG fuse). This selection is irreversible.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): a part of the Flash memory can be protected against read and write from third parties. The protected area is execute-only and it can only be reached by the STM32 CPU as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. An additional option bit (PCROP\_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.  
The Flash memory embeds the error correction code (ECC) feature supporting:
  - Securable memory area: a part of Flash memory can be configured by option bytes to be securable. After reset is this securable memory area not secured and it behaves like the remainder of Main Flash memory (execute, read, write access). When secured (the SEC\_PROTx bit is set FLASH\_CR register), any access to this securable memory area generates corresponding read/write error (WRPERR flag or RDERR flag is set). Purpose of the Securable memory area is to protect sensitive code and data (secure keys storage) which can be executed only once at boot, and never again unless a new reset occurs.
  - Single error detection
  - Double error detection
  - The address of the ECC fail can be read in the ECC register

### 3.5 Embedded SRAM


STM32G431xx devices feature 32 Kbyte of embedded SRAM. This SRAM is split into three blocks:

- 16 Kbyte mapped at address 0x2000 0000 (SRAM1). The CM4 can access the SRAM1 through the System Bus or through the I-Code/D-Code bus.
- 6 Kbyte mapped at address 0x2000 4000 (SRAM2). The CM4 can access the SRAM2 through the System Bus or through the I-Code/D-Code bus. SRAM2 can be kept in stop and standby modes.
- 10 Kbyte mapped at address 0x1000 0000 (CCM SRAM). It is accessed by the CPU through ICODE/DCODE bus for maximum performance.  
It is also aliased at 0x2000 5800 address to be accessed by all masters (CPU, DMA1, DMA2) through SBUS contiguously to SRAM1 and SRAM2.

### 3.6 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM, AHB and APB peripherals). It also ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 2. Multi-AHB bus matrix



### 3.7 Boot modes

At startup, a BOOT0 pin (or nBOOT0 option bit) and an nBOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The BOOT0 value may come from the PB8-BOOT0 pin or from an nBOOT0 option bit depending on the value of a user nBOOT\_SEL option bit to free the GPIO pad if needed.

The boot loader is located in the system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, and USB through the DFU (device firmware upgrade).

### 3.8 CORDIC co-processor (CORDIC)

The CORDIC co-processor provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications.

It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles in order to perform other tasks.

#### Cordic features

- 24-bit CORDIC rotation engine
- Circular and Hyperbolic modes
- Rotation and Vectoring modes
- Functions: Sine, Cosine, Sinh, Cosh, Atan, Atan2, Atanh, Modulus, Square root, Natural logarithm
- Programmable precision up to 20-bit
- Fast convergence: 4 bits per clock cycle
- Supports 16-bit and 32-bit fixed point input and output formats
- Low latency AHB slave interface
- Results can be read as soon as ready without polling or interrupt
- DMA read and write channels

### 3.9 Filter Mathematical ACcelerator(FMAC)

The filter math accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

#### FMAC features

- 16 x 16-bit multiplier
- 24+2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers
- Input and output sample buffers can be circular
- Buffer “watermark” feature reduces overhead in interrupt mode
- Filter functions: FIR, IIR (direct form 1)
- AHB slave interface
- DMA read and write data channels

### 3.10 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator with polynomial value and size.

Among other applications, the CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean to verify the Flash memory integrity.

The CRC calculation unit helps to compute a signature of the software during runtime, which can be ulteriorly compared with a reference signature generated at link-time and which can be stored at a given memory location.

### 3.11 Power supply management

#### 3.11.1 Power supply schemes

The STM32G431xx devices require a 1.71 V to 3.6 V  $V_{DD}$  operating voltage supply. Several independent supplies, can be provided for specific peripherals:

- $V_{DD} = 1.71 \text{ V to } 3.6 \text{ V}$   
 $V_{DD}$  is the external power supply for the I/Os, the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through the VDD pins.
- $V_{DDA} = 1.71 \text{ V (ADC) to } 3.6 \text{ V}$   
 $V_{DDA}$  is the external analog power supply for A/D converters, D/A converters, voltage reference buffer, operational amplifiers and comparators. The  $V_{DDA}$  voltage level is independent from the  $V_{DD}$  voltage and should preferably be connected to  $V_{DD}$  when these peripherals are not used.
- $V_{BAT} = 1.55 \text{ V to } 3.6 \text{ V}$   
 $V_{BAT}$  is the power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.
- $V_{REF-}, V_{REF+}$   
 $V_{REF+}$  is the input reference voltage for ADCs and DACs. It is also the output of the internal voltage reference buffer when enabled.  
 When  $V_{DDA} < 2 \text{ V}$   $V_{REF+}$  must be equal to  $V_{DDA}$ .  
 When  $V_{DDA} \geq 2 \text{ V}$   $V_{REF+}$  must be between 2 V and  $V_{DDA}$ .  
 The internal voltage reference buffer supports three output voltages, which are configured with VRS bits in the VREFBUF\_CSR register:
  - $V_{REF+} = 2.048 \text{ V}$
  - $V_{REF+} = 2.5 \text{ V}$
  - $V_{REF+} = 2.95 \text{ V}$ $V_{REF-}$  is double bonded with  $V_{SSA}$ .

### 3.11.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes (except for Shutdown mode). The BOR ensures proper operation of the devices after power-on and during power down. The devices remain in reset mode when the monitored supply voltage  $V_{DD}$  is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected through option bytes. The devices feature an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the VPVD threshold. An interrupt can be generated when  $V_{DD}$  drops below the VPVD threshold and/or when  $V_{DD}$  is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the devices embed a peripheral voltage monitor which compares the independent supply voltages  $V_{DDA}$ , with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

### 3.11.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device. The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes. In Standby and Shutdown modes, both regulators are powered down and their outputs set in high-impedance state, such as to bring their current consumption close to zero.

The device support dynamic voltage scaling to optimize its power consumption in Run mode. the voltage from the main regulator that supplies the logic (VCORE) can be adjusted according to the system's maximum operating frequency.

the main regulator (MR) operates in the following ranges:

- Range 1 boost mode with the CPU running at up to 170 MHz.
- Range 1 normal mode with CPU running at up to 150 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz.

### 3.11.4 Low-power modes

By default, the microcontroller is in Run mode after system or power Reset. It is up to the user to select one of the low-power modes described below:

- **Sleep mode:** In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.
- **Low-power run mode:** This mode is achieved with VCore supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to TBDMHz. The peripherals with independent clock can be clocked by HSI16.
- **Stop mode:** In Stop mode, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the VCore domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC). Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event.
- **Standby mode:** The Standby mode is used to achieve the lowest power consumption with brown-out reset, BOR. The internal regulator is switched off to power down the



VCORE domain. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC). The BOR always remains active in Standby mode. For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode. Upon entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and standby circuitry. The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper), or when a failure is detected on LSE (CSS on LSE).

- **Shutdown mode:** The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off to power down the VCORE domain. The PLL, as well as the HSI16 and LSI RC-oscillators and HSE crystal oscillator are also powered down. The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC). The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode. Therefore, switching to RTC domain is not supported. SRAM and register contents are lost except for registers in the RTC domain. The device exits Shutdown mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper).

### 3.11.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is “analog state” (the I/O schmitt trigger is disabled). In addition, the internal reset pull-up is deactivated when the reset source is internal.

### 3.11.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when there is no external battery and when an external supercapacitor is present. The VBAT pin supplies the RTC with LSE and the backup registers. Three anti-tamper detection pins are available in VBAT mode.

The VBAT operation is automatically activated when  $V_{DD}$  is not present. An internal VBAT battery charging circuit is embedded and can be activated when  $V_{DD}$  is present.

*Note: When the microcontroller is supplied from VBAT, neither external interrupts nor RTC alarm/events exit the microcontroller from the VBAT operation.*

### 3.12 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

**Table 3. STM32G431xx peripherals interconnect matrix**

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Stop
TIMx	TIMx	Timers synchronization or chaining	Y	Y	Y	-
	ADCx DACx	Conversion triggers	Y	Y	Y	-
	DMA	Memory to memory transfer trigger	Y	Y	Y	-
	COMPx	Comparator output blanking	Y	Y	Y	-
TIM16/TIM17	IRTIM	Infrared interface output generation	Y	Y	Y	-
COMPx	TIM1, 8 TIM2, 3, 4	Timer input channel, trigger, break from analog signals comparison	Y	Y	Y	-
	LPTIMER1	Low-power timer triggered by analog signals comparison	Y	Y	Y	Y
ADCx	TIM1, 8	Timer triggered by analog watchdog	Y	Y	Y	-
RTC	TIM16	Timer input channel from RTC events	Y	Y	Y	-
	LPTIMER1	Low-power timer triggered by RTC alarms or tampers	Y	Y	Y	Y
All clocks sources (internal and external)	TIM15, 16, 17	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	-
USB	TIM2	Timer triggered by USB SOF	Y	Y	-	-
CSS CPU (hard fault) RAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1,8 TIM15,16,17	Timer break	Y	Y	Y	-
GPIO	TIMx	External trigger	Y	Y	Y	-
	LPTIMER1	External trigger	Y	Y	Y	-
	ADCx DACx	Conversion external trigger	Y	Y	Y	-

### 3.13 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- **Clock prescaler:** to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **System clock source:** three different sources can deliver SYSCCLK system clock:
  - 4 - 48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE). It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
  - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
  - System PLL with maximum output frequency of 170 MHz. It can be fed with HSE or HSI16 clocks.
- **RC48 with clock recovery system (HSI48):** internal RC48 MHz clock source can be used to drive the USB or the RNG peripherals.
- **Auxiliary clock source:** two ultra-low-power clock sources for the real-time clock (RTC):
  - 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
  - 32 kHz low-speed internal RC oscillator (LSI) with  $\pm 5\%$  accuracy, also used to clock an independent watchdog.
- **Peripheral clock sources:** several peripherals (I2S, USART, I2C, LPTimer, ADC, SAI, RNG) have their own clock independent of the system clock.
- **Clock security system (CSS):** in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE clock failure can also be detected and generate an interrupt.
- **Clock-out capability:**
  - **MCO:** microcontroller clock output: it outputs one of the internal clocks for external use by the application
  - **LSCO:** low speed clock output: it outputs LSI or LSE in all low-power modes.

Several prescalers allow to configure the AHB frequency, the High-speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 170 MHz.

### 3.14 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

### 3.15 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to [Table 4: DMA implementation](#) for the features implementation.

Direct memory access (DMA) is used in order to provide a high-speed data transfer between peripherals and memory as well as from memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps the CPU resources free for other operations.

The two DMA controllers have 12 channels in total, each one dedicated to manage memory access requests from one or more peripherals. Each controller has an arbiter for handling the priority between DMA requests.

The DMA supports:

- 12 independently configurable channels (requests)
  - Each channel is connected to a dedicated hardware DMA request, a software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are both software programmable (4 levels: very high, high, medium, low) or hardware programmable in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA half transfer, DMA transfer complete and DMA transfer error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory, memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

**Table 4. DMA implementation**

DMA features	DMA1	DMA2
Number of regular channels	6	6

### 3.16 DMA request router (DMAMux)

When a peripheral indicates a request for DMA transfer by setting its DMA request line, the DMA request is pending until it is served and the corresponding DMA request line is reset. The DMA request router allows to route the DMA control lines between the peripherals and the DMA controllers of the product.

An embedded multi-channel DMA request generator can be considered as one of such peripherals. The routing function is ensured by a multi-channel DMA request line multiplexer. Each channel selects a unique set of DMA control lines, unconditionally or synchronously with events on synchronization inputs.

For simplicity, the functional description is limited to DMA request lines. The other DMA control lines are not shown in figures or described in the text. The DMA request generator produces DMA requests following events on DMA request trigger inputs.

### 3.17 Interrupts and events

#### 3.17.1 Nested vectored interrupt controller (NVIC)

The STM32G431xx devices embed a nested vectored interrupt controller which is able to manage 16 priority levels, and to handle up to TBD maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 3.17.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of TBD edge detector lines used to generate interrupt/event requests and to wake-up the system from the Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently.

A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 86 GPIOs can be connected to the 16 external interrupt lines.

## 3.18 Analog-to-digital converter (ADC)

The device embeds two successive approximation analog-to-digital converters with the following features:

- 12-bit native resolution, with built-in calibration
- 5.33 Msps maximum conversion rate with full resolution
  - Down to 18.75 ns sampling time
  - Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit resolution)
- One external reference pin is available on all packages, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
  - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
  - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
  - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
  - Each ADC support multiple trigger inputs for synchronization with on-chip timers and external signals
  - Results stored into a data register or in RAM with DMA controller support
  - Data pre-processing: left/right alignment and per channel offset compensation
  - Built-in oversampling unit for enhanced SNR
  - Channel-wise programmable sampling time
  - Analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
  - Hardware assistant to prepare the context of the injected channels to allow fast context switching
  - Flexible sample time control
  - Hardware gain and offset compensation

### 3.18.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $V_{TS}$  that varies linearly with temperature. The temperature sensor is internally connected to the ADC1\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Table 5. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C ( $\pm 5$ °C), $V_{DDA} = V_{REF+} = 3.0$ V ( $\pm 10$ mV)	TBD
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C ( $\pm 5$ °C), $V_{DDA} = V_{REF+} = 3.0$ V ( $\pm 10$ mV)	TBD

### 3.18.2 Internal voltage reference ( $V_{REFINT}$ )

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and the comparators. The  $V_{REFINT}$  is internally connected to the ADC1\_IN18 input channel. The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

### 3.18.3 $V_{BAT}$ battery voltage monitoring

This embedded hardware enables the application to measure the  $V_{BAT}$  battery voltage using the internal ADC1\_IN17 channel. As the  $V_{BAT}$  voltage may be higher than the  $V_{DDA}$ , and thus outside the ADC input range, the  $V_{BAT}$  pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third of the  $V_{BAT}$  voltage.

## 3.19 Digital to analog converter (DAC)

Four 12 bit DAC channels (2 external buffered and 2 internal unbuffered) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Saw tooth wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor
- Up to 1 Msps for external output and 15 Msps for internal output

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.



### 3.20 Voltage reference buffer ( $V_{REFBUF}$ )


The STM32G431xx devices embed a voltage reference buffer which can be used as voltage reference for ADC, DACs and also as voltage reference for external components through the VREF+ pin.

The internal voltage reference buffer supports three voltages:

- 2.048 V
- 2.5 V
- 2.95 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

Figure 3. Voltage reference buffer



### 3.21 Comparators (COMP)

The STM32G431xx devices embed four rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers.

### 3.22 Operational amplifier (OPAMP)

The STM32G431xx devices embed three operational amplifiers with external or internal follower routing and PGA capability.

The operational amplifier features:

- 15 MHz bandwidth
- Rail-to-rail input/output
- PGA with a non-inverting gain ranging of 2, 4, 8, 16, 32 or 64 or inverting gain ranging of -1, -3, -7, -15, -31 or -63

### 3.23 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

### 3.24 Timers and watchdogs

The STM32G431xx devices include two advanced motor control timers, up to six general-purpose timers, two basic timers, one low-power timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced motor control, general purpose and basic timers.

**Table 6. Timer feature comparison**

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
Advanced motor control	TIM1, TIM8	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	4
General-purpose	TIM2	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General-purpose	TIM3, TIM4	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General-purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General-purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

#### 3.24.1 Advanced motor control timer (TIM1, TIM8)

The advanced motor control timers can each be seen as a four-phase PWM multiplexed on 8 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers.

The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced motor control timer counter can be frozen and the PWM outputs disabled in order to turn off any power switches driven by these outputs.

Many features are shared with the general-purpose TIMx timers (described in [Section 3.24.2](#)) using the same architecture, so the advanced motor control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

### 3.24.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are up to seven synchronizable general-purpose timers embedded in the STM32G431xx devices (see [Table 6](#) for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

- TIM2, TIM3, and TIM4

They are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and TIM4 have 16-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

- TIM15, 16 and 17

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

### 3.24.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

### 3.24.4 Low-power timer (LPTIM1)

The devices embed a low-power timer. This timer has an independent clock and are running in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the system from Stop mode.

LPTIM1 is active in Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
  - Internal clock sources: LSE, LSI, HSI16 or APB clock
  - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode

### 3.24.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and an 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

### 3.24.6 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

### 3.24.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

### 3.25 Real-time clock (RTC) and backup registers

The RTC supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to VBAT mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC is supplied through a switch that takes power either from the  $V_{DD}$  supply when present or from the VBAT pin.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp) can generate an interrupt and wakeup the device from the low-power modes.

### 3.26 Tamper and backup registers (TAMP)

- 16 32-bit backup registers, retained in all low-power modes and also in VBAT mode. They can be used to store sensitive data as their content is protected by a tamper detection circuit. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.
- Up to three tamper pins for external tamper detection events. The external tamper pins can be configured for edge detection, edge and level, level detection with filtering.
- Five internal tamper events.
- Any tamper detection can generate a RTC timestamp event.
- Any tamper detection erases the backup registers.
- Any tamper detection can generate an interrupt and wake-up the device from all low-power modes.


### 3.27 Infrared transmitter

The STM32G431xx devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.

Figure 4. Infrared transmitter



### 3.28 Inter-integrated circuit interface (I<sup>2</sup>C)

The device embeds three I2Cs. Refer to [Table 7: I2C implementation](#) for the features implementation.

The I<sup>2</sup>C bus interface handles communications between the microcontroller and the serial I<sup>2</sup>C bus. It controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I<sup>2</sup>C-bus specification and user manual rev. 5 compatibility:
  - Slave and master modes, multimaster capability
  - Standard-mode (Sm), with a bitrate up to 100 kbit/s
  - Fast-mode (Fm), with a bitrate up to 400 kbit/s
  - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
  - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
  - Programmable setup and hold times
  - Optional clock stretching
- System management bus (SMBus) specification rev 2.0 compatibility:
  - Hardware PEC (packet error checking) generation and verification with ACK control
  - Address resolution protocol (ARP) support
  - SMBus alert
- Power system management protocol (PMBus<sup>TM</sup>) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

**Table 7. I2C implementation**

I2C features <sup>(1)</sup>	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	X	X	X
Fast-mode (up to 400 kbit/s)	X	X	X
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	X	X	X
Programmable analog and digital noise filters	X	X	X
SMBus/PMBus hardware support	X	X	X
Independent clock	X	X	X
Wakeup from Stop mode on address match	X	X	X

1. X: supported



### 3.29 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32G431xx devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3) and one universal asynchronous receiver transmitters (UART4).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN master/slave capability. They provide hardware management of the CTS and RTS signals, and RS485 driver enable.

The USART1, USART2 and USART3 also provide a Smartcard mode (ISO 7816 compliant) and an SPI-like communication capability.

The USART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

All USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2,3,4) to wake up the MCU from Stop mode. The wakeup from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

All USART interfaces can be served by the DMA controller.

**Table 8. USART/UART/LPUART features**

USART modes/features <sup>(1)</sup>	USART1	USART2	USART3	UART4	LPUART1
Hardware flow control for modem	X	X	X	X	X
Continuous communication using DMA	X	X	X	X	X
Multiprocessor communication	X	X	X	X	X
Synchronous mode	X	X	X	-	-
Smartcard mode	X	X	X	-	-
Single-wire half-duplex communication	X	X	X	X	X
IrDA SIR ENDEC block	X	X	X	X	-
LIN mode	X	X	X	X	-
Dual clock domain	X	X	X	X	X
Wakeup from Stop mode	X	X	X	X	X
Receiver timeout interrupt	X	X	X	X	-
Modbus communication	X	X	X	X	-
Auto baud rate detection	X (4 modes)				-
Driver Enable	X	X	X	X	X
LPUART/USART data length	7, 8 and 9 bits				

Table 8. USART/UART/LPUART features (continued)

USART modes/features <sup>(1)</sup>	USART1	USART2	USART3	UART4	LPUART1
Tx/Rx FIFO			X		
Tx/Rx FIFO size			8		

1. X = supported.

### 3.30 Low-power universal asynchronous receiver transmitter (LPUART)

The STM32G431xx devices embed one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default. It has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode. The wake up from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

The LPUART interface can be served by the DMA controller.

### 3.31 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to TBD Mbits/s in master and up to TBD Mbits/s in slave, half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and hardware CRC calculation.

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

All SPI interfaces can be served by the DMA controller.

## 3.32 Serial audio interfaces (SAI)

The device embeds 1 SAI. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

### 3.32.1 SAI peripheral supports

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out.
- Up to 16 slots available with configurable size and with the possibility to select which ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively. – Overrun and underrun detection. – Anticipated frame synchronization signal detection in slave mode. – Late frame synchronization signal detection in slave mode. – Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled: – Errors. – FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.

**Table 9. SAI implementation for the features implementation**

SAI features	Support <sup>(1)</sup>
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	X
Mute mode	X
Stereo/Mono audio frame capability	X
16 slots	X
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	X
FIFO size	X (8 word)
SPDIF	X

1. X: supported.

### 3.33 Controller area network (FDCAN2)

The controller area network (CAN) subsystem consists of one CAN modules and message RAM memory.

The CAN module (FDCAN) is compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

A 1 Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers.

### 3.34 Universal serial bus (USB)

The STM32G431xx devices embed a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal less operation.

### 3.35 USB Type-C™ / USB Power Delivery controller (UCPD)

The device embeds one controller (UCPD) compliant with USB Type-C Rev. 1.2 and USB Power Delivery Rev. 3.0 specifications.

The controller uses specific I/Os supporting the USB Type-C and USB Power Delivery requirements, featuring:

- USB Type-C pull-up (Rp, all values) and pull-down (Rd) resistors
- “Dead battery” support
- USB Power Delivery message transmission and reception
- FRS (fast role swap) support

The digital controller handles notably:

- USB Type-C level detection with de-bounce, generating interrupts
- FRS detection, generating an interrupt
- Byte-level interface for USB Power Delivery payload, generating interrupts (DMA compatible)
- USB Power Delivery timing dividers (including a clock pre-scaler)
- CRC generation/checking
- 4b5b encode/decode
- Ordered sets (with a programmable ordered set mask at receive)
- Frequency recovery in receiver during preamble

The interface offers low-power operation compatible with Stop mode, maintaining the capacity to detect incoming USB Power Delivery messages and FRS signaling.

### 3.36 Clock recovery system (CRS)

The devices embed a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS\_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

### 3.37 Development support

#### 3.37.1 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

#### 3.37.2 Embedded Trace Macrocell™


The Arm Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32G431xx devices through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

## 4 Pinouts and pin description

### 4.1 UFQFPN32 pinout description


Figure 5. STM32G431xx UFQFPN32 pinout



1. The above figure shows the package top view.

### 4.2 LQFP32 pinout description


Figure 6. STM32G431xx LQFP32 pinout



1. The above figure shows the package top view

## 4.3 UFQFPN48 pinout description


Figure 7. STM32G431xx UFQFPN48 pinout



1. The above figure shows the package top view
2. VSS pads are connected to the exposed pad.

## 4.4 LQFP48 pinout description


Figure 8. STM32G431xx LQFP48 pinout



1. The above figure shows the package top view

## 4.5 WLCSP49 ballout description


Figure 9. STM32G431xx WLCSP49 ballout



1. The above figure shows the package top view

## 4.6 LQFP64 pinout description

Figure 10. STM32G431xx LQFP64 pinout




1. The above figure shows the package top view.



## 4.7 LQFP80 pinout description


Figure 11. STM32G431xx LQFP80 pinout



1. The above figure shows the package top view.

## 4.8 UFBGA64 ballout description


Figure 12. STM32G431xx UFBGA64 ballout



1. The above figure shows the package top view

## 4.9 LQFP100 pinout description

Figure 13. STM32G431xx LQFP100 pinout



1. The above figure shows the package top view.

## 4.10 Pin definition

**Table 10. Legend/abbreviations used in the pinout table**

Name	Abbreviation	Definition
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type	S	Supply pin
	I	Input only pin
	I/O	Input / output pin
I/O structure	FT	5 V tolerant I/O
	TT	3.6 V tolerant I/O
	B	Dedicated BOOT0 pin
	NRST	Bidirectional reset pin with embedded weak pull-up resistor
	<b>Option for TT or FT I/Os</b>	
	_a <sup>(1)</sup>	I/O, with Analog switch function supplied by V <sub>DDA</sub>
	_c	I/O, USB Type-C PD capable
	_d	I/O, USB Type-C PD Dead Battery function
	_f <sup>(2)</sup>	I/O, Fm+ capable
	_u <sup>(3)</sup>	I/O, with USB function
Notes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset	
Pin functions	Alternate functions	Functions selected through GPIOx_AFR registers
	Additional functions	Functions directly selected/enabled through peripheral registers

1. The related I/O structures in [Table 11](#) are: FT\_a, FT\_fa, TT\_a.

2. The related I/O structures in [Table 11](#) are: FT\_f, FT\_fa.

3. The related I/O structures in [Table 11](#) are FT\_u.

Table 11. STM32G431xx pin definition<sup>(1)</sup>

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	-	-	-	-	-	-	1	PE2	I/O	FT	-	TRACECK, TIM3_CH1, SAI_CK1, SAI_MCLK_A, EVENTOUT	-
-	-	-	-	-	-	-	-	2	PE3	I/O	FT	-	TRACED0, TIM3_CH2, SAI_SD_B, EVENTOUT	-
-	-	-	-	-	-	-	-	3	PE4	I/O	FT	-	TRACED1, TIM3_CH3, SAI_D2, SAI_FS_A, EVENTOUT	-
-	-	-	-	-	-	-	-	4	PE5	I/O	FT	-	TRACED2, TIM3_CH4, SAI_CK2, SAI_SCK_A, EVENTOUT	-
-	-	-	-	-	-	-	-	5	PE6	I/O	FT	-	TRACED3, SAI_D1, SAI_SD_A, EVENTOUT	WKUP3, RTC_TAMP3
-	-	1	1	B7	1	C2	1	6	VBAT	S	-	-	-	-
-	-	2	2	C5	2	B1	2	7	PC13	I/O	FT	-	TIM1_BKIN, TIM1_CH1N, TIM8_CH4N, EVENTOUT	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT1
-	-	3	3	C7	3	C1	3	8	PC14- OSC32_IN	I/O	FT	-	EVENTOUT	OSC32_IN
-	-	4	4	D7	4	D1	4	9	PC15- OSC32_OUT	I/O	FT	-	EVENTOUT	OSC32_OUT
-	-	-	-	-	-	-	-	10	PF9	I/O	FT	-	TIM15_CH1, SPI2_SCK, SAI_FS_B, EVENTOUT	-
-	-	-	-	-	-	-	-	11	PF10	I/O	FT	-	TIM15_CH2, SPI2_SCK, SAI_D3, EVENTOUT	-
2	2	5	5	E7	5	E1	5	12	PF0-OSC_IN	I	FT_fa	-	I2C2_SDA, SPI2_NSS/ I2S2_WS, TIM1_CH3N, EVENTOUT	ADC1_IN10, OSC_IN

Table 11. STM32G431xx pin definition<sup>(1)</sup> (continued)

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFPGA64	LQFP80	LQFP100						
3	3	6	6	E6	6	F1	6	13	PF1- OSC_OUT	O	FT_a	-	SPI2_SCK/ I2S2_CK, EVENTOUT	ADC2_IN10, COMP3_INM, OSC_OUT
4	4	7	7	C6	7	D2	7	14	PG10-NRST	I/O	FT	-	MCO, EVENTOUT	NRST
-	-	-	-	-	8	E2	8	15	PC0	I/O	TT_a	-	LPTIM1_IN1, TIM1_CH1, LPUART1_RX, EVENTOUT	ADC12_IN6, COMP3_INM
-	-	-	-	-	9	C3	9	16	PC1	I/O	TT_a	-	LPTIM1_OUT, TIM1_CH2, LPUART1_TX, SAI_SD_A, EVENTOUT	ADC12_IN7, COMP3_INP
-	-	-	-	-	10	D3	10	17	PC2	I/O	FT_a	-	SLEEPDEEP, LPTIM1_IN2, TIM1_CH3, COMP3_OUT, EVENTOUT	ADC12_IN8
-	-	-	-	-	11	G1	11	18	PC3	I/O	TT_a	-	SLEEP, LPTIM1_ETR, TIM1_CH4, SAI_D1, TIM1_BKIN2, SAI_SD_A, EVENTOUT	ADC12_IN9
-	-	-	-	-	-	-	-	19	PF2	I/O	FT	-	I2C2_SMBA, EVENTOUT	-
5	5	8	8	F7	12	F2	12	20	PA0	I/O	TT_a	-	TIM2_CH1, USART2_CTS, COMP1_OUT, TIM8_BKIN, TIM8_ETR, TIM2_ETR, EVENTOUT	ADC12_IN1, COMP1_INM, COMP3_INP, RTC_TAMP2, WKUP1
6	6	9	9	D6	13	E3	13	21	PA1	I/O	TT_a	-	RTC_REFIN, TIM2_CH2, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	ADC12_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP

Table 11. STM32G431xx pin definition<sup>(1)</sup> (continued)

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100						
7	7	10	10	F6	14	F3	14	22	PA2	I/O	TT_a	-	TIM2_CH3, USART2_TX, COMP2_OUT, TIM15_CH1, LPUART1_TX, UCPD_FRSTX, EVENTOUT	ADC1_IN3, COMP2_INM, OPAMP1_VOUT, WKUP4/ LSCO
-	-	-	-	-	15	G2	15	23	VSS_2	S	-	-	-	-
-	-	-	-	-	16	H1	16	24	VDD_2	S	-	-	-	-
8	8	11	11	G7	17	H2	17	25	PA3	I/O	TT_a	-	TIM2_CH4, SAI_CK1, USART2_RX, TIM15_CH2, LPUART1_RX, SAI_MCLK_A, EVENTOUT	ADC1_IN4, COMP2_INP, OPAMP1_VINM/ OPAMP1_VINP
9	9	12	12	E5	18	D4	18	26	PA4	I/O	TT_a	-	TIM3_CH2, SPI1_NSS, SPI3_NSS/ I2S3_WS, USART2_CK, SAI_FS_B, EVENTOUT	ADC2_IN17, DAC1_OUT1, COMP1_INM
10	10	13	13	F5	19	E4	19	27	PA5	I/O	TT_a	-	TIM2_CH1, TIM2_ETR, SPI1_SCK, UCPD_FRSTX, EVENTOUT	ADC2_IN13, DAC1_OUT2, COMP2_INM, OPAMP2_VINM
11	11	14	14	G6	20	G3	20	28	PA6	I/O	TT_a	-	TIM16_CH1, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM1_BKIN, COMP1_OUT, LPUART1_CTS, EVENTOUT	ADC2_IN3, OPAMP2_VOUT
12	12	15	15	D5	21	H3	21	29	PA7	I/O	TT_a	-	TIM17_CH1, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM1_CH1N, COMP2_OUT, UCPD_FRSTX, EVENTOUT	ADC2_IN4, COMP2_INP, OPAMP1_VINP, OPAMP2_VINP

Table 11. STM32G431xx pin definition<sup>(1)</sup> (continued)

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	16	-	D4	22	D5	22	30	PC4	I/O	FT_fa	-	TIM1_ETR, I2C2_SCL, USART1_TX, EVENTOUT	ADC2_IN5
-	-	-	-	-	23	F4	23	31	PC5	I/O	TT_a	-	TIM15_BKIN, SAI_D3, TIM1_CH4N, USART1_RX, EVENTOUT	ADC2_IN11, OPAMP1_VINM, OPAMP2_VINM, WKUP5
13	13	17	16	G5	24	E5	24	32	PB0	I/O	TT_a	-	TIM3_CH3, TIM8_CH2N, TIM1_CH2N, UCPD_FRSTX, EVENTOUT	ADC1_IN15, COMP4_INP, OPAMP2_VINP, OPAMP3_VINP
-	-	18	17	E4	25	F5	25	33	PB1	I/O	TT_a	-	TIM3_CH4, TIM8_CH3N, TIM1_CH3N, COMP4_OUT, LPUART1_RTS_DE, EVENTOUT	ADC1_IN12, COMP1_INP, OPAMP3_VOUT
-	-	19	18	F4	26	H4	26	34	PB2	I/O	TT_a	-	RTC_OUT2, LPTIM1_OUT, I2C3_SMBA, EVENTOUT	ADC2_IN12, COMP4_INM, OPAMP3_VINM
14	14	-	19	G4	27	G4	27	35	VSSA	S	-	-	-	-
-	-	20	20	F3	28	G5	28	36	VREF+	S	-	-	-	VREFBUF_OUT
15	15	21	21	G3	29	H5	29	37	VDDA	S	-	-	-	-
-	-	-	-	-	-	-	30	38	PE7	I/O	TT_a	-	TIM1_ETR, SAI_SD_B, EVENTOUT	COMP4_INP
-	-	-	-	-	-	-	31	39	PE8	I/O	TT_a	-	TIM1_CH1N, SAI_SCK_B, EVENTOUT	COMP4_INM
-	-	-	-	-	-	-	32	40	PE9	I/O	FT	-	TIM1_CH1, SAI_FS_B, EVENTOUT	-
-	-	-	-	-	-	-	33	41	PE10	I/O	FT	-	TIM1_CH2N, SAI_MCLK_B, EVENTOUT	-
-	-	-	-	-	-	-	34	42	PE11	I/O	FT	-	TIM1_CH2, EVENTOUT	-
-	-	-	-	-	-	-	35	43	PE12	I/O	FT	-	TIM1_CH3N, EVENTOUT	-



Table 11. STM32G431xx pin definition<sup>(1)</sup> (continued)

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	-	-	-	-	-	36	44	PE13	I/O	FT	-	TIM1_CH3, EVENTOUT	-
-	-	-	-	-	-	-	37	45	PE14	I/O	FT	-	TIM1_CH4, TIM1_BKIN2, EVENTOUT	-
-	-	-	-	-	-	-	38	46	PE15	I/O	FT	-	TIM1_BKIN, TIM1_CH4N, USART3_RX, EVENTOUT	-
-	-	22	22	F2	30	H6	39	47	PB10	I/O	TT_a	-	TIM2_CH3, USART3_TX, LPUART1_RX, TIM1_BKIN, SAI_SCK_A, EVENTOUT	OPAMP3_VINM
16	16	-	23	G2	31	G7	40	48	VSS	S	-	-	-	-
17	17	23	24	G1	32	H8	41	49	VDD	S	-	-	-	-
-	-	24	25	E3	33	H7	42	50	PB11	I/O	TT_a	-	TIM2_CH4, USART3_RX, LPUART1_TX, EVENTOUT	ADC12_IN14
-	-	25	26	F1	34	G8	43	51	PB12	I/O	TT_a	-	I2C2_SMBA, SPI2_NSS/ I2S2_WS, TIM1_BKIN, USART3_CK, LPUART1_RTS_DE, EVENTOUT	ADC1_IN11
-	-	26	27	E2	35	G6	44	52	PB13	I/O	TT_a	-	SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS, LPUART1_CTS, EVENTOUT	OPAMP3_VINP
-	-	27	28	D3	36	F8	45	53	PB14	I/O	TT_a	-	TIM15_CH1, SPI2_MISO, TIM1_CH2N, USART3_RTS_DE, COMP4_OUT, EVENTOUT	ADC1_IN5, OPAMP2_VINP

Table 11. STM32G431xx pin definition<sup>(1)</sup> (continued)

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	28	29	E1	37	F7	46	54	PB15	I/O	TT_a	-	RTC_REFIN, TIM15_CH2, TIM15_CH1N, COMP3_OUT, TIM1_CH3N, SPI2_MOSI/ I2S2_SD, EVENTOUT	ADC2_IN15
-	-	-	-	-	-	-	47	55	PD8	I/O	TT	-	USART3_TX, EVENTOUT	-
-	-	-	-	-	-	-	48	56	PD9	I/O	TT	-	USART3_RX, EVENTOUT	-
-	-	-	-	-	-	-	49	57	PD10	I/O	TT	-	USART3_CK, EVENTOUT	-
-	-	-	-	-	-	-	-	58	PD11	I/O	TT	-	USART3_CTS, EVENTOUT	-
-	-	-	-	-	-	-	-	59	PD12	I/O	TT	-	TIM4_CH1, USART3_RTS_DE, EVENTOUT	-
-	-	-	-	-	-	-	-	60	PD13	I/O	TT	-	TIM4_CH2, EVENTOUT	-
-	-	-	-	-	-	-	-	61	PD14	I/O	TT_a	-	TIM4_CH3, EVENTOUT	OPAMP2_VINP
-	-	-	-	-	-	-	-	62	PD15	I/O	TT	-	TIM4_CH4, SPI2_NSS, EVENTOUT	-
-	-	-	-	-	-	-	50	63	VSS	S	-	-	-	-
-	-	-	-	-	-	-	51	64	VDD	S	-	-	-	-
-	-	29	-	D1	38	E8	52	65	PC6	I/O	FT	-	TIM3_CH1, TIM8_CH1, I2S2_MCK, EVENTOUT	-
-	-	-	-	-	39	E7	53	66	PC7	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, EVENTOUT	-
-	-	-	-	-	40	F6	54	67	PC8	I/O	FT_f	-	TIM3_CH3, TIM8_CH3, I2C3_SCL, EVENTOUT	-

Table 11. STM32G431xx pin definition<sup>(1)</sup> (continued)

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	-	-	-	41	D8	55	68	PC9	I/O	FT_f	-	TIM3_CH4, TIM8_CH4, I2SCKIN, TIM8_BKIN2, I2C3_SDA, EVENTOUT	-
18	18	30	30	D2	42	E6	56	69	PA8	I/O	FT_f	-	MCO, I2C3_SCL, I2C2_SDA, I2S2_MCK, TIM1_CH1, USART1_CK, TIM4_ETR, SAI_CK2, SAI_SCK_A,	-
19	19	31	31	C3	43	D7	57	70	PA9	I/O	FT_fd	-	I2C3_SMBA, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, CAN1_RXFD,	UCPD_DBCC1
20	20	32	32	C2	44	D6	58	71	PA10	I/O	FT_fd	-	TIM17_BKIN, USB_CRD_SYNC, I2C2_SMBA, SPI2_MISO, TIM1_CH3, USART1_RX, CAN1_TXFD, TIM2_CH4,	UCPD_DBCC2
21	21	33	33	C1	45	C8	59	72	PA11	I/O	FT_u	-	SPI2_MOSI/ I2S2_SD, TIM1_CH1N, USART1_CTS, COMP1_OUT, CAN1_RX, TIM4_CH1, TIM1_CH4, TIM1_BKIN2, EVENTOUT	USB_DM
22	22	34	34	B1	46	B8	60	73	PA12	I/O	FT_u	-	TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, CAN1_TX, TIM4_CH2, TIM1_ETR, EVENTOUT	USB_DP

Table 11. STM32G431xx pin definition<sup>(1)</sup> (continued)

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	-	35	-	47	B7	61	74	VSS	S	-	-	-	-
-	-	35	36	-	48	A8	62	75	VDD	S	-	-	-	-
23	23	36	37	B2	49	C7	63	76	PA13	I/O	FT	-	SWDIO-JTMS, TIM16_CH1N, I2C1_SCL, IR_OUT, USART3_CTS, TIM4_CH3, SAI_SD_B, EVENTOUT	-
24	24	37	38	B3	50	C6	64	77	PA14	I/O	FT_f	-	SWCLK-JTCK, LPTIM1_OUT, I2C1_SDA, TIM8_CH2, TIM1_BKIN, USART2_TX, SAI_FS_B, EVENTOUT	-
25	25	38	39	A1	51	A7	65	78	PA15	I/O	FT_f	-	JTDI, TIM2_CH1, TIM8_CH1, I2C1_SCL, SPI1_NSS, SPI3_NSS/ I2S3_WS, USART2_RX,	-
-	-	39	-	-	52	C5	66	79	PC10	I/O	FT	-	TIM8_CH1N, UART4_TX, SPI3_SCK/ I2S3_CK, USART3_TX, EVENTOUT	-
-	-	40	-	A2	53	B6	67	80	PC11	I/O	FT_f	-	TIM8_CH2N, UART4_RX, SPI3_MISO, USART3_RX, I2C3_SDA, EVENTOUT	-
-	-	-	-	-	54	A6	68	81	PC12	I/O	FT	-	TIM8_CH3N, SPI3_MOSI/ I2S3_SD, USART3_CK, UCPD_FRSTX, EVENTOUT	-
-	-	-	-	-	-	-	69	82	PD0	I/O	FT	-	TIM8_CH4N, CAN1_RX, EVENTOUT	-

Table 11. STM32G431xx pin definition<sup>(1)</sup> (continued)

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	-	-	-	-	-	70	83	PD1	I/O	FT	-	TIM8_CH4, TIM8_BKIN2, CAN1_TX, EVENTOUT	-
-	-	-	-	-	55	B5	71	84	PD2	I/O	FT	-	TIM3_ETR, TIM8_BKIN, EVENTOUT	-
-	-	-	-	-	-	-	-	85	PD3	I/O	FT	-	TIM2_CH1/ TIM2_ETR, USART2_CTS, EVENTOUT	-
-	-	-	-	-	-	-	-	86	PD4	I/O	FT	-	TIM2_CH2, USART2_RTS_DE, CAN1_RXFD, EVENTOUT	-
-	-	-	-	-	-	-	-	87	PD5	I/O	FT	-	USART2_TX, CAN1_TXFD, EVENTOUT	-
-	-	-	-	-	-	-	-	88	PD6	I/O	FT	-	TIM2_CH4, SAI_D1, USART2_RX, SAI_SD_A, EVENTOUT	-
-	-	-	-	-	-	-	-	89	PD7	I/O	FT	-	TIM2_CH3, USART2_CK, EVENTOUT	-
26	26	41	40	A3	56	A5	72	90	PB3	I/O	FT	-	JTDO-TRACESWO, TIM2_CH2, TIM4_ETR, USB_CRD_SYNC, TIM8_CH1N, SPI1_SCK, SPI3_SCK/ I2S3_CK, USART2_TX, TIM3_ETR, SAI_SCK_B, EVENTOUT	-

Table 11. STM32G431xx pin definition<sup>(1)</sup> (continued)

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100						
27	27	42	41	B4	57	C4	73	91	PB4	I/O	FT_c	-	JTRST, TIM16_CH1, TIM3_CH1, TIM8_CH2N, SPI1_MISO, SPI3_MISO, USART2_RX, TIM17_BKIN, SAI_MCLK_B, EVENTOUT	UCPD_CC2
28	28	43	42	A43	58	B4	74	92	PB5	I/O	FT_f	-	TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/ I2S3_SD, USART2_CK, I2C3_SDA, TIM17_CH1, LPTIM1_IN1, SAI_SD_B, EVENTOUT	-
29	29	44	43	C4	59	A4	75	93	PB6	I/O	FT_c	-	TIM16_CH1N, TIM4_CH1, TIM8_CH1, TIM8_ETR, USART1_TX, COMP4_OUT, TIM8_BKIN2, LPTIM1_ETR, SAI_FS_B, EVENTOUT	UCPD_CC1
30	30	45	44	A5	60	A3	76	94	PB7	I/O	FT_f	-	TIM17_CH1N, TIM4_CH2, I2C1_SDA, TIM8_BKIN, USART1_RX, COMP3_OUT, TIM3_CH4, LPTIM1_IN2, UART4_CTS, EVENTOUT	PVD_IN

Table 11. STM32G431xx pin definition<sup>(1)</sup> (continued)

Pin Number									Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100						
31	31	46	45	B5	61	B3	77	95	PB8- BOOT0 <sup>(2)</sup>	I/O	FT_f	-	TIM16_CH1, TIM4_CH3, SAI_CK1, I2C1_SCL, USART3_RX, COMP1_OUT, CAN1_RX, TIM8_CH2, TIM1_BKIN, SAI_MCLK_A, EVENTOUT	-
-	-	47	46	B6	62	A2	78	96	PB9	I/O	FT_f	-	TIM17_CH1, TIM4_CH4, SAI_D2, I2C1_SDA, IR_OUT, USART3_TX, COMP2_OUT, CAN1_TX, TIM8_CH3, TIM1_CH3N, SAI_FS_A, EVENTOUT	-
-	-	-	-	-	-	-	-	97	PE0	I/O	FT	-	TIM4_ETR, TIM16_CH1, USART1_TX, CAN1_RXFD, EVENTOUT	-
-	-	-	-	-	-	-	-	98	PE1	I/O	FT	-	TIM17_CH1, USART1_RX, CAN1_TXFD, EVENTOUT	-
32	32	-	47	A6	63	B2	79	99	VSS	S	-	-	-	-
1	1	48	48	A7	64	A1	80	100	VDD	S	-	-	-	-

- Function availability depends on the chosen device.
- Analog mode (setting in GPIOB\_MODER register) is not supported for PB8 GPIO. It is recommended to set PB8 in another mode after startup (to limit consumption if pin is left unconnected).

## 4.11 Alternate functions

Table 12. Alternate function

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2/5/15/16/17	I2C3/TIM1/2/3/4/8/15/GPCOMP1	I2C3/SAI/USB/TIM8/15/GPCOMP3	I2C1/2/3/TIM1/8/16/17	SPI1/2/3/I2S2/3/UART4/TIM8/Infrared	SPI2/3/I2S2/3/TIM1/8/Infrared	USART1/2/3/CAN	I2C3/4/UART4/LPUART1/GPCOMP1/2/3	CAN/TIM1/8/15/CAN1	TIM2/3/4/8/17	LPTIM1/TIM1/8/CAN1	LPUART1/SAI/TIM1	SAI/OPAMP2	UART4/SAI/TIM2/15/UCPD	EVENT
Port A	PA0	-	TIM2_CH1	-	-	-	-	-	USART2_CTS	COMP1_OUT	TIM8_BKIN	TIM8_ETR	-	-	-	TIM2_ETR	EVENT OUT
	PA1	RTC_REFIN	TIM2_CH2	-	-	-	-	-	USART2_RTS_DE	-	TIM15_CH1N	-	-	-	-	-	EVENT OUT
	PA2	-	TIM2_CH3	-	-	-	-	-	USART2_TX	COMP2_OUT	TIM15_CH1	-	-	LPUART1_TX	-	UCPD_FRSTX	EVENT OUT
	PA3	-	TIM2_CH4	-	SAI_CK1	-	-	-	USART2_RX	-	TIM15_CH2	-	-	LPUART1_RX	SAI_MCLK_A	-	EVENT OUT
	PA4	-	-	TIM3_CH2	-	-	SPI1_NSS	SPI3_NSS/I2S3_WS	USART2_CK	-	-	-	-	-	SAI_FS_B	-	EVENT OUT
	PA5	-	TIM2_CH1	TIM2_ETR	-	-	SPI1_SCK	-	-	-	-	-	-	-	-	UCPD_FRSTX	EVENT OUT
	PA6	-	TIM16_CH1	TIM3_CH1	-	TIM8_BKIN	SPI1_MISO	TIM1_BKIN	-	COMP1_OUT	-	-	-	LPUART1_CTS	-	-	EVENT OUT
	PA7	-	TIM17_CH1	TIM3_CH2	-	TIM8_CH1N	SPI1_MOSI	TIM1_CH1N	-	COMP2_OUT	-	-	-	-	-	UCPD_FRSTX	EVENT OUT
	PA8	MCO	-	I2C3_SCL	-	I2C2_SDA	I2S2_MCK	TIM1_CH1	USART1_CK	-	-	TIM4_ETR	-	SAI_CK2	-	SAI_SCK_A	EVENT OUT
	PA9	-	-	I2C3_SMBA	-	I2C2_SCL	I2S3_MCK	TIM1_CH2	USART1_TX	-	TIM15_BKIN	TIM2_CH3	CAN1_RXFD	-	-	SAI_FS_A	EVENT OUT
	PA10	-	TIM17_BKIN	-	USB_CRD_SYNC	I2C2_SMBA	SPI2_MISO	TIM1_CH3	USART1_RX	-	CAN1_TXFD	TIM2_CH4	TIM8_BKIN	SAI_D1	-	SAI_SD_A	EVENT OUT
	PA11	-	-	-	-	-	SPI2_MOSI/I2S2_SD	TIM1_CH1N	USART1_CTS	COMP1_OUT	CAN1_RX	TIM4_CH1	TIM1_CH4	TIM1_BKIN2	-	-	EVENT OUT
	PA12	-	TIM16_CH1	-	-	-	I2SCKIN	TIM1_CH2N	USART1_RTS_DE	COMP2_OUT	CAN1_TX	TIM4_CH2	TIM1_ETR	-	-	-	EVENT OUT
	PA13	SWDIO-JTMS	TIM16_CH1N	-	-	I2C1_SCL	IR_OUT	-	USART3_CTS	-	-	TIM4_CH3	-	-	SAI_SD_B	-	EVENT OUT
	PA14	SWCLK-JTCK	LPTIM1_OUT	-	-	I2C1_SDA	TIM8_CH2	TIM1_BKIN	USART2_TX	-	-	-	-	-	SAI_FS_B	-	EVENT OUT
	PA15	JTDI	TIM2_CH1	TIM8_CH1	-	I2C1_SCL	SPI1_NSS	SPI3_NSS/I2S3_WS	USART2_RX	UART4_RTS_DE	TIM1_BKIN	-	-	-	-	TIM2_ETR	EVENT OUT



Table 12. Alternate function (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	SYS_AF	LPTIM1/TIM2/5/15/16/17	I2C3/TIM1/2/3/4/8/15/GPCOMP1	I2C3/SAI/USB/TIM8/15/GPCOMP3	I2C1/2/3/TIM1/8/16/17	SPI1/2/3/I2S2/3/UART4/TIM8/Infra red	SPI2/3/I2S2/3/TIM1/8/Infrared	USART1/2/3/CAN	I2C3/4/UART4/LPUART1/GPCOMP1/2/3	CAN/TIM1/8/15/CAN1	TIM2/3/4/8/17	LPTIM1/TIM1/8/CAN1	LPUART1/SAI/TIM1	SAI/OPAMP2	UART4/SAI/TIM2/15/UCPD	EVENT
Port B	PB0	-	-	TIM3_CH3	-	TIM8_CH2N	-	TIM1_CH2N	-	-	-	-	-	-	UCPD_FRSTX	EVENT OUT
	PB1	-	-	TIM3_CH4	-	TIM8_CH3N	-	TIM1_CH3N	-	COMP4_OUT	-	-	LPUART1_RTS_DE	-	-	EVENT OUT
	PB2	RTC_OUT2	LPTIM1_OUT	-	-	I2C3_SMBA	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB3	JTDO-TRACESWO	TIM2_CH2	TIM4_ETR	USB_CR_Sync	TIM8_CH1N	SPI1_SCK	SPI3_SCK/I2S3_CK	USART2_TX	-	-	TIM3_ETR	-	-	SAI_SCK_B	EVENT OUT
	PB4	JTRST	TIM16_CH1	TIM3_CH1	-	TIM8_CH2N	SPI1_MISO	SPI3_MISO	USART2_RX	-	-	TIM17_BKIN	-	-	SAI_MCLK_B	EVENT OUT
	PB5	-	TIM16_BKIN	TIM3_CH2	TIM8_CH3N	I2C1_SMBA	SPI1_MOSI	SPI3_MOSI/I2S3_SD	USART2_CK	I2C3_SDA	-	TIM17_CH1	LPTIM1_IN1	SAI_SD_B	-	EVENT OUT
	PB6	-	TIM16_CH1N	TIM4_CH1	-	-	TIM8_CH1	TIM8_ETR	USART1_TX	COMP4_OUT	-	TIM8_BKIN2	LPTIM1_ETR	-	SAI_FS_B	EVENT OUT
	PB7	-	TIM17_CH1N	TIM4_CH2	-	I2C1_SDA	TIM8_BKIN	-	USART1_RX	COMP3_OUT	-	TIM3_CH4	LPTIM1_IN2	-	UART4_CTS	EVENT OUT
	PB8	-	TIM16_CH1	TIM4_CH3	SAI_CK1	I2C1_SCL	-	-	USART3_RX	COMP1_OUT	CAN1_RX	TIM8_CH2	-	TIM1_BKIN	SAI_MCLK_A	EVENT OUT
	PB9	-	TIM17_CH1	TIM4_CH4	SAI_D2	I2C1_SDA	-	IR_OUT	USART3_TX	COMP2_OUT	CAN1_TX	TIM8_CH3	-	TIM1_CH3N	SAI_FS_A	EVENT OUT
	PB10	-	TIM2_CH3	-	-	-	-	-	USART3_TX	LPUART1_RX	-	-	TIM1_BKIN	-	SAI_SCK_A	EVENT OUT
	PB11	-	TIM2_CH4	-	-	-	-	-	USART3_RX	LPUART1_TX	-	-	-	-	-	EVENT OUT
	PB12	-	-	-	-	I2C2_SMBA	SPI2_NSS/I2S2_WS	TIM1_BKIN	USART3_CK	LPUART1_RTS_DE	-	-	-	-	-	EVENT OUT
	PB13	-	-	-	-	-	SPI2_SCK/I2S2_CK	TIM1_CH1N	USART3_CTS	LPUART1_CTS	-	-	-	-	-	EVENT OUT
	PB14	-	TIM15_CH1	-	-	-	SPI2_MISO	TIM1_CH2N	USART3_RTS_DE	COMP4_OUT	-	-	-	-	-	EVENT OUT
	PB15	RTC_REFIN	TIM15_CH2	TIM15_CH1N	COMP3_OUT	TIM1_CH3N	SPI2_MOSI/I2S2_SD	-	-	-	-	-	-	-	-	EVENT OUT

Table 12. Alternate function (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2/5/15/16/17	I2C3/TIM1/2/3/4/8/15/GPCOMP1	I2C3/SAI/USB/TIM8/15/GPCOMP3	I2C1/2/3/TIM1/8/16/17	SPI1/2/3/I2S2/3/UART4/TIM8/Infra red	SPI2/3/I2S2/3/TIM1/8/Infrared	USART1/2/3/CAN	I2C3/4/UART4/LPUART1/GPCOMP1/2/3	CAN/TIM1/8/15/CAN1	TIM2/3/4/8/17	LPTIM1/TIM1/8/CAN1	LPUART1/SAI/TIM1	SAI/OPAMP2	UART4/SAI/TIM2/15/UCPD	EVENT
Port C	PC0	-	LPTIM1_IN1	TIM1_CH1	-	-	-	-	-	LPUART1_RX	-	-	-	-	-	-	EVENT OUT
	PC1	-	LPTIM1_OUT	TIM1_CH2	-	-	-	-	-	LPUART1_TX	-	-	-	-	SAI_SD_A	-	EVENT OUT
	PC2	SLEEPDEEP	LPTIM1_IN2	TIM1_CH3	COMP3_OUT	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC3	SLEEP	LPTIM1_ETR	TIM1_CH4	SAI_D1	-	-	TIM1_BKIN2	-	-	-	-	-	-	SAI_SD_A	-	EVENT OUT
	PC4	-	-	TIM1_ETR	-	I2C2_SCL	-	-	USART1_TX	-	-	-	-	-	-	-	EVENT OUT
	PC5	-	-	TIM15_BKIN	SAI_D3	-	-	TIM1_CH4N	USART1_RX	-	-	-	-	-	-	-	EVENT OUT
	PC6	-	-	TIM3_CH1	-	TIM8_CH1	-	I2S2_MCK	-	-	-	-	-	-	-	-	EVENT OUT
	PC7	-	-	TIM3_CH2	-	TIM8_CH2	-	I2S3_MCK	-	-	-	-	-	-	-	-	EVENT OUT
	PC8	-	-	TIM3_CH3	-	TIM8_CH3	-	-	-	I2C3_SCL	-	-	-	-	-	-	EVENT OUT
	PC9	-	-	TIM3_CH4	-	TIM8_CH4	I2SCKIN	TIM8_BKIN2	-	I2C3_SDA	-	-	-	-	-	-	EVENT OUT
	PC10	-	-	-	-	TIM8_CH1N	UART4_TX	SPI3_SCK/I2S3_CK	USART3_TX	-	-	-	-	-	-	-	EVENT OUT
	PC11	-	-	-	-	TIM8_CH2N	UART4_RX	SPI3_MISO	USART3_RX	I2C3_SDA	-	-	-	-	-	-	EVENT OUT
	PC12	-	-	-	-	TIM8_CH3N	-	SPI3_MOSI/I2S3_SD	USART3_CK	-	-	-	-	-	-	UCPD_FRSTX	EVENT OUT
	PC13	-	-	TIM1_BKIN	-	TIM1_CH1N	-	TIM8_CH4N	-	-	-	-	-	-	-	-	EVENT OUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

Table 12. Alternate function (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2/5/15/16/17	I2C3/TIM1/2/3/4/8/15/GPCOMP1	I2C3/SAI/USB/TIM8/15/GPCOMP3	I2C1/2/3/TIM1/8/16/17	SPI1/2/3/I2S2/3/UART4/TIM8/Infra red	SPI2/3/I2S2/3/TIM1/8/Infrared	USART1/2/3/CAN	I2C3/4/UART4/LPUART1/GPCOMP1/2/3	CAN/TIM1/8/15/CAN1	TIM2/3/4/8/17	LPTIM1/TIM1/8/CAN1	LPUART1/SAI/TIM1	SAI/OPAMP2	UART4/SAI/TIM2/15/UCPD	EVENT
Port D	PD0	-	-	-	-	-	-	TIM8_CH4N	-	-	CAN1_RX	-	-	-	-	-	EVENT OUT
	PD1	-	-	-	-	TIM8_CH4	-	TIM8_BKIN2	-	-	CAN1_TX	-	-	-	-	-	EVENT OUT
	PD2	-	-	TIM3_ETR	-	TIM8_BKIN	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD3	-	-	TIM2_CH1/TIM2_ETR	-	-	-	-	USART2_CTS	-	-	-	-	-	-	-	EVENT OUT
	PD4	-	-	TIM2_CH2	-	-	-	-	USART2_RTS_DE	-	CAN1_RXFD	-	-	-	-	-	EVENT OUT
	PD5	-	-	-	-	-	-	-	USART2_TX	-	CAN1_TXFD	-	-	-	-	-	EVENT OUT
	PD6	-	-	TIM2_CH4	SAI_D1	-	-	-	USART2_RX	-	-	-	-	-	SAI_SD_A	-	EVENT OUT
	PD7	-	-	TIM2_CH3	-	-	-	-	USART2_CK	-	-	-	-	-	-	-	EVENT OUT
	PD8	-	-	-	-	-	-	-	USART3_TX	-	-	-	-	-	-	-	EVENT OUT
	PD9	-	-	-	-	-	-	-	USART3_RX	-	-	-	-	-	-	-	EVENT OUT
	PD10	-	-	-	-	-	-	-	USART3_CK	-	-	-	-	-	-	-	EVENT OUT
	PD11	-	-	-	-	-	-	-	USART3_CTS	-	-	-	-	-	-	-	EVENT OUT
	PD12	-	-	TIM4_CH1	-	-	-	-	USART3_RTS_DE	-	-	-	-	-	-	-	EVENT OUT
	PD13	-	-	TIM4_CH2	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD14	-	-	TIM4_CH3	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD15	-	-	TIM4_CH4	-	-	-	SPI2_NSS	-	-	-	-	-	-	-	-	EVENT OUT

Table 12. Alternate function (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2/5/15/16/17	I2C3/TIM1/2/3/4/8/15/GPCOMP1	I2C3/SAI/USB/TIM8/15/GPCOMP3	I2C1/2/3/TIM1/8/16/17	SPI1/2/3/I2S2/3/UART4/TIM8/Infrared	SPI2/3/I2S2/3/TIM1/8/Infrared	USART1/2/3/CAN	I2C3/4/UART4/LPUART1/GPCOMP1/2/3	CAN/TIM1/8/15/CAN1	TIM2/3/4/8/17	LPTIM1/TIM1/8/CAN1	LPUART1/SAI/TIM1	SAI/OPAMP2	UART4/SAI/TIM2/15/UCPD	EVENT
Port E	PE0	-	-	TIM4_ETR	-	TIM16_CH1	-	-	USART1_TX	-	CAN1_RXFD	-	-	-	-	-	EVENT OUT
	PE1	-	-	-	-	TIM17_CH1	-	-	USART1_RX	-	CAN1_TXFD	-	-	-	-	-	EVENT OUT
	PE2	TRACECK	-	TIM3_CH1	SAI_CK1	-	-	-	-	-	-	-	-	-	SAI_MCLK_A	-	EVENT OUT
	PE3	TRACED0	-	TIM3_CH2	-	-	-	-	-	-	-	-	-	-	SAI_SD_B	-	EVENT OUT
	PE4	TRACED1	-	TIM3_CH3	SAI_D2	-	-	-	-	-	-	-	-	-	SAI_FS_A	-	EVENT OUT
	PE5	TRACED2	-	TIM3_CH4	SAI_CK2	-	-	-	-	-	-	-	-	-	SAI_SCK_A	-	EVENT OUT
	PE6	TRACED3	-	-	SAI_D1	-	-	-	-	-	-	-	-	-	SAI_SD_A	-	EVENT OUT
	PE7	-	-	TIM1_ETR	-	-	-	-	-	-	-	-	-	-	SAI_SD_B	-	EVENT OUT
	PE8	-	-	TIM1_CH1N	-	-	-	-	-	-	-	-	-	-	SAI_SCK_B	-	EVENT OUT
	PE9	-	-	TIM1_CH1	-	-	-	-	-	-	-	-	-	-	SAI_FS_B	-	EVENT OUT
	PE10	-	-	TIM1_CH2N	-	-	-	-	-	-	-	-	-	-	SAI_MCLK_B	-	EVENT OUT
	PE11	-	-	TIM1_CH2	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE12	-	-	TIM1_CH3N	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE13	-	-	TIM1_CH3	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE14	-	-	TIM1_CH4	-	-	-	TIM1_BKIN2	-	-	-	-	-	-	-	-	EVENT OUT
	PE15	-	-	TIM1_BKIN	-	-	-	TIM1_CH4N	USART3_RX	-	-	-	-	-	-	-	EVENT OUT

Table 12. Alternate function (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2/5/15/16/17	I2C3/TIM1/2/3/4/8/15/GPCOMP1	I2C3/SAI/USB/TIM8/15/GPCOMP3	I2C1/2/3/TIM1/8/16/17	SPI1/2/3/I2S2/3/UART4/TIM8/Infrared	SPI2/3/I2S2/3/TIM1/8/Infrared	USART1/2/3/CAN	I2C3/4/UART4/LPUART1/GPCOMP1/2/3	CAN/TIM1/8/15/CAN1	TIM2/3/4/8/17	LPTIM1/TIM1/8/CAN1	LPUART1/SAI/TIM1	SAI/OPAMP2	UART4/SAI/TIM2/15/UCPD	EVENT
Port F	PF0	-	-	-	-	I2C2_SDA	SPI2_NSS/I2S2_WS	TIM1_CH3N	-	-	-	-	-	-	-	-	EVENT OUT
	PF1	-	-	-	-	-	SPI2_SCK/I2S2_CK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PF2	-	-	-	-	I2C2_SMBA	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PF9	-	-	-	TIM15_CH1	-	SPI2_SCK	-	-	-	-	-	-	-	SAI_FS_B	-	EVENT OUT
	PF10	-	-	-	TIM15_CH2	-	SPI2_SCK	-	-	-	-	-	-	-	SAI_D3	-	EVENT OUT
Port G	PG10	MCO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT



## 5 Electrical characteristics

### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to  $V_{SS}$ .

#### 5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25\text{ }^{\circ}\text{C}$  and  $T_A = T_{A\text{max}}$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

#### 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25\text{ }^{\circ}\text{C}$ ,  $V_{DD} = V_{DDA} = 3\text{ V}$ . They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

#### 5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 14](#).


#### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 15](#).



## 5.1.6 Power supply scheme


Figure 16. Power supply scheme



**Caution:** Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

### 5.1.7 Current consumption measurement

Figure 17. Current consumption measurement



The  $I_{DD\_ALL}$  parameters given in [Table 20](#) to [Table 25](#) represent the total MCU consumption including the current supplying  $V_{DD}$ ,  $V_{DDA}$  and  $V_{BAT}$ .

## 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 13: Voltage characteristics](#), [Table 14: Current characteristics](#) and [Table 15: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Table 13. Voltage characteristics<sup>(1)</sup>

Symbol	Ratings	Min	Max	Unit
$V_{DD} - V_{SS}$	External main supply voltage (including $V_{DD}$ , $V_{DDA}$ and $V_{BAT}$ )	-0.3	4.0	V
$V_{IN}^{(2)}$	Input voltage on FT_XXX pins except FT_c pins	$V_{SS}-0.3$	$\min(V_{DD}, V_{DDA}) + 4.0^{(3)(4)}$	
	Input voltage on FT_c pins	$V_{SS}-0.3$	5.0	
	Input voltage on TT_xx pins	$V_{SS}-0.3$	4.0	
	Input voltage on any other pins	$V_{SS}-0.3$	4.0	
$ \Delta V_{DDx} $	Variations between different $V_{DDx}$ power pins of the same domain	-	50	mV
$ V_{SSx}-V_{SS} $	Variations between all the different ground pins <sup>(5)</sup>	-	50	

- All main power ( $V_{DD}$ ,  $V_{DDA}$ ,  $V_{BAT}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
- $V_{IN}$  maximum must always be respected. Refer to [Table 14: Current characteristics](#) for the maximum allowed injected current values.



3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
5. Include VREF- pin.

Table 14. Current characteristics

Symbol	Ratings	Max	Unit
$\Sigma IV_{DD}$	Total current into sum of all $V_{DD}$ power lines (source) <sup>(1)</sup>	TBD	mA
$\Sigma IV_{SS}$	Total current out of sum of all $V_{SS}$ ground lines (sink) <sup>(1)</sup>	TBD	
$IV_{DD(PIN)}$	Maximum current into each $V_{DD}$ power pin (source) <sup>(1)</sup>	TBD	
$IV_{SS(PIN)}$	Maximum current out of each $V_{SS}$ ground pin (sink) <sup>(1)</sup>	TBD	
$I_{IO(PIN)}$	Output current sunk by any I/O and control pin except FT_f	TBD	
	Output current sunk by any FT_f pin	TBD	
	Output current sourced by any I/O and control pin	TBD	
$\Sigma I_{IO(PIN)}$	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	TBD	
	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	TBD	
$I_{INJ(PIN)}^{(3)}$	TBD	TBD	
$\Sigma  I_{INJ(PIN)} $	Total injected current (sum of all I/Os and control pins) <sup>(4)</sup>	TBD	

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ,  $V_{BAT}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supplies, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. Positive injection (when  $V_{IN} > V_{DD}$ ) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
4. When several inputs are submitted to a current injection, the maximum  $\Sigma |I_{INJ(PIN)}|$  is the absolute sum of the negative injected currents (instantaneous values).

Table 15. Thermal characteristics

Symbol	Ratings	Value	Unit
$T_{STG}$	Storage temperature range	-65 to +150	°C
$T_J$	Maximum junction temperature	150	°C

## 5.3 Operating conditions

### 5.3.1 General operating conditions

Table 16. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	170	MHz	
f <sub>PCLK1</sub>	Internal APB1 clock frequency	-	0	170		
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-	0	170		
V <sub>DD</sub>	Standard operating voltage	-	1.71 <sup>(1)</sup>	3.6	V	
V <sub>DDA</sub>	Analog supply voltage	ADC	1.62	3.6	V	
		DAC 1 MSPS or OPAMP used	1.8			
		DAC 15MSPS or COMP used	TBD	3.6		
		VREFBUF used	2.4	3.6		
		ADC, DAC, OPAMP, COMP, VREFBUF not used	0			
V <sub>BAT</sub>	Backup operating voltage	-	1.55	3.6	V	
V <sub>IN</sub>	I/O input voltage	TT_xx I/O	-0.3	V <sub>DD</sub> +0.3	V	
		FT_c I/O	-0.3	5		
		All I/O except TT_xx and FT_c	-0.3	MIN(MIN(V <sub>DD</sub> , V <sub>DDA</sub> )+3.6 V, 5.5 V) <sup>(2)(3)</sup>		
P <sub>D</sub>	Power dissipation at T <sub>A</sub> = 85 °C for suffix 6 <sup>(4)</sup>	LQFP100	-	-	TBD	mW
		LQFP80	-	-	TBD	
		LQFP64	-	-	TBD	
		LQFP48	-	-	TBD	
		LQFP32	-	-	TBD	
		UFPGA64	-	-	TBD	
		UFQFPN48	-	-	TBD	
		UFQFPN32	-	-	TBD	
		WLCSP49	-	-	TBD	

Table 16. General operating conditions (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
$P_D$	Power dissipation at $T_A = 125\text{ °C}$ for suffix 6 <sup>(5)</sup>	LQFP100	-	TBD	mW
		LQFP80	-	TBD	
		LQFP64	-	TBD	
		LQFP48	-	TBD	
		LQFP32	-	TBD	
		UFBGA64	-	TBD	
		UFQFPN48	-	TBD	
		UFQFPN32	-	TBD	
		WLCSP49	-	TBD	
$T_A$	Ambient temperature for the suffix 6 version	Maximum power dissipation	-40	85	°C
		Low-power dissipation <sup>(6)</sup>	-40	105	
	Ambient temperature for the suffix 3 version	Maximum power dissipation	-40	125	
		Low-power dissipation <sup>(6)</sup>	-40	130	
$T_J$	Junction temperature range	Suffix 6 version	-40	105	°C
		Suffix 3 version	-40	130	

1. When RESET is released functionality is guaranteed down to  $V_{BOR0}$  Min.
2. This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between  $\text{MIN}(V_{DD}, V_{DDA}, V_{DDIO2}, V_{DDUSB}) + 3.6\text{ V}$  and  $5.5\text{ V}$ .
3. For operation with voltage higher than  $\text{Min}(V_{DD}, V_{DDA}) + 0.3\text{ V}$ , the internal Pull-up and Pull-Down resistors must be disabled.
4. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$  (see [Section 1.5: Thermal characteristics](#)).
5. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$  (see [Section 1.5: Thermal characteristics](#)).
6. In low-power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$  (see [Section 6.10: Thermal characteristics](#)).

### 5.3.2 Operating conditions at power-up / power-down

The parameters given in [Table 17](#) are derived from tests performed under the ambient temperature condition summarized in [Table 16](#).

**Table 17. Operating conditions at power-up / power-down**

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{VDD}$	$V_{DD}$ rise time rate	-	0	$\infty$	$\mu\text{s/V}$
	$V_{DD}$ fall time rate		10	$\infty$	
$t_{VDDA}$	$V_{DDA}$ rise time rate	-	0	$\infty$	$\mu\text{s/V}$
	$V_{DDA}$ fall time rate		10	$\infty$	

### 5.3.3 Embedded reset and power control block characteristics

The parameters given in [Table 18](#) are derived from tests performed under the ambient temperature conditions summarized in [Table 16: General operating conditions](#).

**Table 18. Embedded reset and power control block characteristics**

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Typ	Max	Unit
$t_{RSTTEMPO}^{(2)}$	Reset temporization after BOR0 is detected	$V_{DD}$ rising	TBD	TBD	TBD	$\mu\text{s}$
$V_{BOR0}^{(2)}$	Brown-out reset threshold 0	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
$V_{BOR1}$	Brown-out reset threshold 1	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
$V_{BOR2}$	Brown-out reset threshold 2	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
$V_{BOR3}$	Brown-out reset threshold 3	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
$V_{BOR4}$	Brown-out reset threshold 4	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
$V_{PVD0}$	Programmable voltage detector threshold 0	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
$V_{PVD1}$	PVD threshold 1	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
$V_{PVD2}$	PVD threshold 2	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
$V_{PVD3}$	PVD threshold 3	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	

Table 18. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Typ	Max	Unit
V <sub>PVD4</sub>	PVD threshold 4	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
V <sub>PVD5</sub>	PVD threshold 5	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
V <sub>PVD6</sub>	PVD threshold 6	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
V <sub>hyst_BORH0</sub>	Hysteresis voltage of BORH0	Hysteresis in continuous mode	TBD	TBD	TBD	mV
		Hysteresis in other mode	TBD	TBD	TBD	
V <sub>hyst_BOR_PVD</sub>	Hysteresis voltage of BORH (except BORH0) and PVD	-	TBD	TBD	TBD	mV
I <sub>DD</sub> (BOR_PVD) <sup>(2)</sup>	BOR <sup>(3)</sup> (except BOR0) and PVD consumption from V <sub>DD</sub>	-	TBD	TBD	TBD	μA
V <sub>PVM1</sub>	V <sub>DDUSB</sub> peripheral voltage monitoring	-	TBD	TBD	TBD	V
V <sub>PVM3</sub>	V <sub>DDA</sub> peripheral voltage monitoring	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
V <sub>PVM4</sub>	V <sub>DDA</sub> peripheral voltage monitoring	Rising edge	TBD	TBD	TBD	V
		Falling edge	TBD	TBD	TBD	
V <sub>hyst_PVM3</sub>	PVM3 hysteresis	-	TBD	TBD	TBD	mV
V <sub>hyst_PVM4</sub>	PVM4 hysteresis	-	TBD	TBD	TBD	mV
I <sub>DD</sub> (PVM1/PVM2) <sup>(2)</sup>	PVM1 and PVM2 consumption from V <sub>DD</sub>	-	TBD	TBD	TBD	μA
I <sub>DD</sub> (PVM3/PVM4) <sup>(2)</sup>	PVM3 and PVM4 consumption from V <sub>DD</sub>	-	TBD	TBD	TBD	μA

1. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.
2. Guaranteed by design.
3. BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.


### 5.3.4 Embedded voltage reference

The parameters given in [Table 19](#) are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 16: General operating conditions](#).

**Table 19. Embedded internal voltage reference**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{REFINT}$	Internal reference voltage	$-40\text{ }^{\circ}\text{C} < T_A < +130\text{ }^{\circ}\text{C}$	TBD	TBD	TBD	V
$t_{S\_vrefint}^{(1)}$	ADC sampling time when reading the internal reference voltage	-	TBD <sup>(2)</sup>	TBD	TBD	$\mu\text{s}$
$t_{start\_vrefint}$	Start time of reference voltage buffer when ADC is enable	-	TBD	TBD	TBD <sup>(2)</sup>	$\mu\text{s}$
$I_{DD}(V_{REFINTBUF})$	$V_{REFINT}$ buffer consumption from $V_{DD}$ when converted by ADC	-	TBD	TBD	TBD <sup>(2)</sup>	$\mu\text{A}$
$\Delta V_{REFINT}$	Internal reference voltage spread over the temperature range	$V_{DD} = 3\text{ V}$	TBD	TBD	TBD <sup>(2)</sup>	mV
$T_{Coff}$	Average temperature coefficient	$-40\text{ }^{\circ}\text{C} < T_A < +130\text{ }^{\circ}\text{C}$	TBD	TBD	TBD <sup>(2)</sup>	ppm/ $^{\circ}\text{C}$
$A_{Coff}$	Long term stability	1000 hours, $T = 25\text{ }^{\circ}\text{C}$	TBD	TBD	TBD <sup>(2)</sup>	ppm
$V_{DDCoff}$	Average voltage coefficient	$3.0\text{ V} < V_{DD} < 3.6\text{ V}$	TBD	TBD	TBD <sup>(2)</sup>	ppm/V
$V_{REFINT\_DIV1}$	1/4 reference voltage	-	TBD	TBD	TBD	% $V_{REFINT}$
$V_{REFINT\_DIV2}$	1/2 reference voltage		TBD	TBD	TBD	
$V_{REFINT\_DIV3}$	3/4 reference voltage		TBD	TBD	TBD	

1. The shortest sampling time can be determined in the application by multiple iterations.
2. Guaranteed by design.

Figure 18.  $V_{REFINT}$  versus temperature TBD

### 5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code

The current consumption is measured as described in [Figure 17: Current consumption measurement](#).

#### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the  $f_{HCLK}$  frequency (refer to the table “Number of wait states according to CPU clock (HCLK) frequency” available in the RM0440 reference manual).
- When the peripherals are enabled  $f_{PCLK} = f_{HCLK}$
- The voltage scaling Range 1 is adjusted to  $f_{HCLK}$  frequency as follows:
  - Voltage Range 1 Boost mode for  $150 \text{ MHz} < f_{HCLK} \leq 170 \text{ MHz}$
  - Voltage Range 1 Normal mode for  $26 \text{ MHz} < f_{HCLK} \leq 150 \text{ MHz}$

The parameters given in [Table 20](#) to [Table 25](#) are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 16: General operating conditions](#).

Table 20. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single bank, ART enable (Cache ON Prefetch OFF)

Symbol	Parameter	Condition		$f_{HCLK}$	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Run)	Supply current in Run mode	$f_{HCLK} = f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range 2	26 MHz	3.41	3.52	3.80	4.18	4.87	TBD	TBD	TBD	TBD	TBD	mA
				16 MHz	2.18	2.27	2.53	2.90	3.59	TBD	TBD	TBD	TBD	TBD	
				8 MHz	1.17	1.25	1.50	1.86	2.53	TBD	TBD	TBD	TBD	TBD	
				4 MHz	0.65	0.73	0.97	1.33	2.00	TBD	TBD	TBD	TBD	TBD	
				2 MHz	0.40	0.47	0.71	1.07	1.74	TBD	TBD	TBD	TBD	TBD	
				1 MHz	0.27	0.34	0.57	0.93	1.60	TBD	TBD	TBD	TBD	TBD	
				100 KHz	0.15	0.22	0.45	0.81	1.48	TBD	TBD	TBD	TBD	TBD	
			Range 1 Boost mode	170 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			Range 1	150 MHz	21.28	21.47	21.94	22.50	23.43	TBD	TBD	TBD	TBD	TBD	
				120 MHz	17.13	17.29	17.70	18.24	19.15	TBD	TBD	TBD	TBD	TBD	
				80 MHz	11.47	11.71	12.08	12.59	13.45	TBD	TBD	TBD	TBD	TBD	
				72 MHz	10.45	10.59	10.96	11.46	12.32	TBD	TBD	TBD	TBD	TBD	
				64 MHz	9.32	9.46	9.82	10.31	11.17	TBD	TBD	TBD	TBD	TBD	
				48 MHz	7.31	7.47	7.85	8.35	9.20	TBD	TBD	TBD	TBD	TBD	
				32 MHz	4.93	5.06	5.42	5.89	6.73	TBD	TBD	TBD	TBD	TBD	
				24 MHz	3.76	3.89	4.23	4.70	5.52	TBD	TBD	TBD	TBD	TBD	
				16 MHz	2.58	2.70	3.02	3.47	4.28	TBD	TBD	TBD	TBD	TBD	



**Table 20. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single bank, ART enable (Cache ON Prefetch OFF) (continued)**

Symbol	Parameter	Condition		$f_{HCLK}$	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (LPRun)	Supply current in Low-power run mode	$f_{HCLK} = f_{HSE}$ all peripherals disable		2 MHz	344	427	698	1109	1867	TBD	TBD	TBD	TBD	TBD	$\mu A$
				1_MHz	197	280	543	957	1713	TBD	TBD	TBD	TBD	TBD	
				250 KHz	87	169	432	844	1598	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	60	142	403	813	1568	TBD	TBD	TBD	TBD	TBD	
		$f_{HCLK} = f_{HSI} / HPRE$ all peripherals disable		2 MHz	851	929	1187	1593	2352	TBD	TBD	TBD	TBD	TBD	
				1_MHz	738	817	1075	1483	2238	TBD	TBD	TBD	TBD	TBD	
				250 KHz	650	733	992	1398	2153	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	630	712	971	1377	2133	TBD	TBD	TBD	TBD	TBD	

**Table 21. Current consumption in Run and Low-power run modes,  
code with data processing running from Flash in single Bank, ART disable**

Symbol	Parameter	Condition		f <sub>HCLK</sub>	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Run)	Supply current in Run mode	f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range 2	26 MHz	3.14	3.25	3.54	3.92	4.62	TBD	TBD	TBD	TBD	TBD	mA
				16 MHz	2.38	2.47	2.74	3.12	3.81	TBD	TBD	TBD	TBD	TBD	
				8 MHz	1.27	1.35	1.60	1.97	2.64	TBD	TBD	TBD	TBD	TBD	
				4 MHz	0.71	0.78	1.03	1.39	2.06	TBD	TBD	TBD	TBD	TBD	
				2 MHz	0.42	0.49	0.74	1.10	1.77	TBD	TBD	TBD	TBD	TBD	
				1 MHz	0.28	0.35	0.58	0.95	1.62	TBD	TBD	TBD	TBD	TBD	
				100 KHz	0.15	0.22	0.45	0.81	1.48	TBD	TBD	TBD	TBD	TBD	
			Range 1 Boost mode	170 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			Range 1	150 MHz	15.43	15.64	160.8	16.61	17.53	TBD	TBD	TBD	TBD	TBD	
				120 MHz	13.75	13.96	14.37	14.90	15.80	TBD	TBD	TBD	TBD	TBD	
				80 MHz	10.73	10.92	11.31	11.81	12.69	TBD	TBD	TBD	TBD	TBD	
				72 MHz	9.74	9.93	10.31	10.81	11.66	TBD	TBD	TBD	TBD	TBD	
				64 MHz	8.73	8.90	9.27	9.76	10.62	TBD	TBD	TBD	TBD	TBD	
				48 MHz	6.80	6.99	7.38	7.88	8.74	TBD	TBD	TBD	TBD	TBD	
				32 MHz	5.50	5.66	6.02	6.50	7.35	TBD	TBD	TBD	TBD	TBD	
				24 MHz	4.17	4.33	4.67	5.14	5.98	TBD	TBD	TBD	TBD	TBD	
				16 MHz	2.86	2.99	3.32	3.77	4.59	TBD	TBD	TBD	TBD	TBD	

**Table 21. Current consumption in Run and Low-power run modes,  
code with data processing running from Flash in single Bank, ART disable (continued)**

Symbol	Parameter	Condition		$f_{HCLK}$	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (LPRun)	Supply current in Low-power run mode	$f_{HCLK} = f_{HSE}$ all peripherals disable		2 MHz	375	459	733	1142	1902	TBD	TBD	TBD	TBD	TBD	$\mu A$
				1_MHz	213	296	560	973	1730	TBD	TBD	TBD	TBD	TBD	
				250 KHz	91	173	436	846	1600	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	61	142	405	814	1568	TBD	TBD	TBD	TBD	TBD	
		$f_{HCLK} = f_{HSI} / HPRE$ all peripherals disable		2 MHz	882	961	1220	1628	2385	TBD	TBD	TBD	TBD	TBD	
				1_MHz	755	833	1092	1499	2254	TBD	TBD	TBD	TBD	TBD	
				250 KHz	654	737	995	1401	2156	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	631	713	972	1377	2131	TBD	TBD	TBD	TBD	TBD	

Table 22. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1

Symbol	Parameter	Condition		$f_{HCLK}$	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Run)	Supply current in Run mode	$f_{HCLK} = f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range 2	26 MHz	3.04	3.16	3.43	3.82	4.52	TBD	TBD	TBD	TBD	TBD	mA
				16 MHz	1.96	2.05	2.31	2.69	3.37	TBD	TBD	TBD	TBD	TBD	
				8 MHz	1.05	1.14	1.39	1.75	2.43	TBD	TBD	TBD	TBD	TBD	
				4 MHz	0.60	0.68	0.92	1.28	1.95	TBD	TBD	TBD	TBD	TBD	
				2 MHz	0.37	0.44	0.68	1.04	1.71	TBD	TBD	TBD	TBD	TBD	
				1 MHz	0.25	0.33	0.56	0.92	1.59	TBD	TBD	TBD	TBD	TBD	
				100 KHz	0.15	0.22	0.45	0.81	1.48	TBD	TBD	TBD	TBD	TBD	
			Range 1 Boost mode	170 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			Range 1	150 MHz	19.09	19.31	19.76	20.31	21.24	TBD	TBD	TBD	TBD	TBD	
				120 MHz	15.36	15.56	15.97	16.50	17.40	TBD	TBD	TBD	TBD	TBD	
				80 MHz	10.39	10.56	10.93	11.42	12.29	TBD	TBD	TBD	TBD	TBD	
				72 MHz	9.39	9.55	9.92	10.41	11.26	TBD	TBD	TBD	TBD	TBD	
				64 MHz	8.38	8.54	8.90	9.38	10.23	TBD	TBD	TBD	TBD	TBD	
				48 MHz	6.57	6.74	7.12	7.61	8.46	TBD	TBD	TBD	TBD	TBD	
				32 MHz	4.45	4.59	4.94	5.41	6.25	TBD	TBD	TBD	TBD	TBD	
				24 MHz	3.40	3.54	3.87	4.33	5.15	TBD	TBD	TBD	TBD	TBD	
				16 MHz	2.35	2.47	2.78	3.23	4.04	TBD	TBD	TBD	TBD	TBD	

Table 22. Current consumption in Run and Low-power run modes,  
code with data processing running from SRAM1 (continued)

Symbol	Parameter	Condition		$f_{HCLK}$	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (LPRun)	Supply current in Low-power run mode	$f_{HCLK} = f_{HSE}$ all peripherals disable		2 MHz	308	386	660	1074	1831	TBD	TBD	TBD	TBD	TBD	$\mu A$
				1_MHz	177	255	524	936	1692	TBD	TBD	TBD	TBD	TBD	
				250 KHz	78	157	422	833	1587	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	53	133	397	806	1561	TBD	TBD	TBD	TBD	TBD	
		$f_{HCLK} = f_{HSI} / HPRE$ all peripherals disable		2 MHz	814	892	1152	1561	2316	TBD	TBD	TBD	TBD	TBD	
				1_MHz	719	796	1056	1463	2218	TBD	TBD	TBD	TBD	TBD	
				250 KHz	642	722	982	1399	2143	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	624	704	965	1381	2125	TBD	TBD	TBD	TBD	TBD	

**Table 23. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF)**

Symbol	Parameter	Conditions		Code	TYP Single Bank Mode	Unit	TYP Single Bank Mode	Unit
		-	Voltage scaling		25°C		25°C	
IDD (Run)	Supply current in Run mode	$f_{HCLK} = f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range2 $f_{HCLK} = 26\text{MHz}$	Coremark	3.36	mA	129.16	$\mu\text{A}/\text{MHz}$
				Dhrystone2.1	3.41		131.26	
				Fibonacci	3.82		146.89	
				While <sup>(1)</sup>	3.69		142.01	
			Range 1 $f_{HCLK} = 150\text{ MHz}$	Coremark	20.96	mA	139.74	$\mu\text{A}/\text{MHz}$
				Dhrystone2.1	21.27		141.78	
				Fibonacci	24.62		164.15	
				While <sup>(1)</sup>	23.55		157.01	
			Range 1 Boost mode $f_{HCLK} = 170\text{ MHz}$	Coremark	TBD	mA	TBD	$\mu\text{A}/\text{MHz}$
				Dhrystone2.1	TBD		TBD	
				Fibonacci	TBD		TBD	
				While <sup>(1)</sup>	TBD		TBD	
IDD (LPRun)	Supply current in Low-power run	SYSCLK source is HSE =2 MHz $f_{HCLK} = 2\text{ MHz}$ all peripherals disable		Coremark	-	$\mu\text{A}$	-	$\mu\text{A}/\text{MHz}$
				Dhrystone2.1	344		172	
				Fibonacci	-		-	
				While <sup>(1)</sup>	-		-	
		SYSCLK source is HSI16 $f_{HCLK} = 2\text{ MHz}$ all peripherals disable		Coremark	848	$\mu\text{A}$	424	$\mu\text{A}/\text{MHz}$
				Dhrystone2.1	852		426	
				Fibonacci	896		448	
				While <sup>(1)</sup>	877		439	

1. Reduced code used for characterization results provided in [Table 20](#), [Table 23](#), [Table 26](#).

**Table 24. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable**

Symbol	Parameter	Conditions		Code	TYP Single Bank Mode	Unit	TYP Single Bank Mode	Unit
		-	Voltage scaling		25°C		25°C	
IDD (Run)	Supply current in Run mode	$f_{HCLK} = f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range 2 $f_{HCLK} = 26$ MHz	Coremark	3.11	mA	119.76	$\mu A/MHz$
				Dhrystone2.1	3.15		120.98	
				Fibonacci	2.89		111.10	
				While <sup>(1)</sup>	2.80		107.63	
			Range 1 $f_{HCLK} = 150$ MHz	Coremark	15.14	mA	100.94	$\mu A/MHz$
				Dhrystone2.1	15.42		102.78	
				Fibonacci	13.97		93.13	
				While <sup>(1)</sup>	13.36		89.05	
			Range 1 Boost mode $f_{HCLK} = 170$ MHz	Coremark	TBD	mA	TBD	$\mu A/MHz$
				Dhrystone2.1	TBD		TBD	
				Fibonacci	TBD		TBD	
				While <sup>(1)</sup>	TBD		TBD	
IDD (LPRun)	Supply current in Low-power run	SYSCLK source is HSE = 2MHz $f_{HCLK} = 2$ MHz all peripherals disable		Coremark	-	$\mu A$	-	$\mu A/MHz$
				Dhrystone2.1	375		188	
				Fibonacci	-		-	
				While <sup>(1)</sup>	-		-	
		SYSCLK source is HSI16 $f_{HCLK} = 2$ MHz all peripherals disable		Coremark	884	$\mu A$	442	$\mu A/MHz$
				Dhrystone2.1	882		441	
				Fibonacci	893		447	
				While <sup>(1)</sup>	902		451	

1. Reduced code used for characterization results provided in [Table 20](#), [Table 23](#), [Table 26](#).

**Table 25. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1**

Symbol	Parameter	Conditions		Code	TYP 25°C	Unit	TYP 25°C	Unit
			Voltage scaling		Single bank mode		Single bank mode	
IDD (Run)	Supply current in Run mode	$f_{HCLK} = f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range2 $f_{HCLK}=26$ MHz	Coremark	3.15	mA	121.03	$\mu A/MHz$
				Dhrystone2.1	3.05		117.14	
				Fibonacci	3.21		123.32	
				While <sup>(1)</sup>	2.90		111.44	
			Range 1 Boost Mode $f_{HCLK}= 150$ MHz	Coremark	19.81	mA	132.08	$\mu A/MHz$
				Dhrystone2.1	19.09		127.24	
				Fibonacci	20.25		135.00	
				While <sup>(1)</sup>	18.08		120.52	
			Range 1 Boost mode $f_{HCLK}= 170$ MHz	Coremark	TBD	mA	TBD	$\mu A/MHz$
				Dhrystone2.1	TBD		TBD	
				Fibonacci	TBD		TBD	
				While <sup>(1)</sup>	TBD		TBD	
IDD (LPRun)	Supply current in Low-power run	SYSCLK source is HSE = 2MHz $f_{HCLK} = 2$ MHz all peripherals disable		Coremark	308	$\mu A$	154	$\mu A/MHz$
				Dhrystone2.1	-		-	
				Fibonacci	-		-	
				While <sup>(1)</sup>	-		-	
		YSCLK source is HSI16 $f_{HCLK} = 2$ MHz all peripherals disable		Coremark	830	$\mu A$	415	$\mu A/MHz$
				Dhrystone2.1	817		409	
				Fibonacci	831		415	
				While <sup>(1)</sup>	802		401	



1. Reduced code used for characterization results provided in [Table 20](#), [Table 23](#), [Table 26](#).

**Table 26. Current consumption in Sleep and Low-power mode Flash ON**

Symbol	Parameter	Condition		$f_{HCLK}$	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Sleep)	Supply current in Run mode	$f_{HCLK} = f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range 2	26 MHz	1.20	1.30	1.57	1.95	2.63	TBD	TBD	TBD	TBD	TBD	mA
				16 MHz	0.82	0.91	1.17	1.53	2.21	TBD	TBD	TBD	TBD	TBD	
				8 MHz	0.48	0.56	0.81	1.17	1.85	TBD	TBD	TBD	TBD	TBD	
				4 MHz	0.31	0.39	0.63	0.99	1.66	TBD	TBD	TBD	TBD	TBD	
				2 MHz	0.23	0.30	0.54	0.90	1.57	TBD	TBD	TBD	TBD	TBD	
				1 MHz	0.18	0.25	0.49	0.85	1.52	TBD	TBD	TBD	TBD	TBD	
				100 KHz	0.14	0.21	0.44	0.81	1.48	TBD	TBD	TBD	TBD	TBD	
			Range 1 Boost mode	170 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			Range 1	150 MHz	6.19	6.33	6.68	7.16	8.00	TBD	TBD	TBD	TBD	TBD	
				120 MHz	5.04	5.17	5.50	5.97	6.81	TBD	TBD	TBD	TBD	TBD	
				80 MHz	3.50	3.62	3.94	4.40	5.22	TBD	TBD	TBD	TBD	TBD	
				72 MHz	3.19	3.31	3.63	4.08	4.90	TBD	TBD	TBD	TBD	TBD	
				64 MHz	2.87	2.99	3.31	3.76	4.58	TBD	TBD	TBD	TBD	TBD	
				48 MHz	2.43	2.58	2.92	3.39	4.22	TBD	TBD	TBD	TBD	TBD	
				32 MHz	1.69	1.81	2.14	2.60	3.42	TBD	TBD	TBD	TBD	TBD	
				24 MHz	1.33	1.45	1.77	2.22	3.03	TBD	TBD	TBD	TBD	TBD	
				16 MHz	0.96	1.07	1.38	1.82	2.63	TBD	TBD	TBD	TBD	TBD	

Table 26. Current consumption in Sleep and Low-power mode Flash ON (continued)

Symbol	Parameter	Condition		f <sub>HCLK</sub>	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (LPRun)	Supply current in Low-power run mode	f <sub>HCLK</sub> = f <sub>HSE</sub> all peripherals disable		2 MHz	151	235	504	917	1672	TBD	TBD	TBD	TBD	TBD	μA
				1_MHz	100	184	451	863	1618	TBD	TBD	TBD	TBD	TBD	
				250 KHz	62	145	410	823	1576	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	53	136	398	813	1566	TBD	TBD	TBD	TBD	TBD	
		f <sub>HCLK</sub> = f <sub>HSI</sub> / HPRE all peripherals disable		2 MHz	650	733	993	1399	2155	TBD	TBD	TBD	TBD	TBD	
				1_MHz	637	719	980	1385	2141	TBD	TBD	TBD	TBD	TBD	
				250 KHz	626	709	969	1375	2131	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	624	706	965	1373	2128	TBD	TBD	TBD	TBD	TBD	

Table 27. Current consumption in low-power sleep modes, Flash in power-down

Symbol	Parameter	Condition		f <sub>HCLK</sub>	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (LPSleep)	Supply current in power sleep mode	f <sub>HCLK</sub> = f <sub>HSE</sub> all peripherals disable		2 MHz	145	227	498	868	1664	TBD	TBD	TBD	TBD	TBD	mA
				1 MHz	94	176	442	856	1607	TBD	TBD	TBD	TBD	TBD	
				250 KHz	57	138	402	816	1566	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	47	129	392	805	1555	TBD	TBD	TBD	TBD	TBD	
		f <sub>HCLK</sub> = f <sub>HSI</sub> / HPRE all peripherals disable		2 MHz	645	726	987	1392	2145	TBD	TBD	TBD	TBD	TBD	
				1 MHz	631	712	974	1379	2131	TBD	TBD	TBD	TBD	TBD	
				250 KHz	621	702	963	1368	2121	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	618	700	960	1365	2118	TBD	TBD	TBD	TBD	TBD	

Table 28. Current consumption in Stop 1 mode

Symbol	Parameter	Conditions		TYP					MAX <sup>(1)</sup>					Unit
		-	V <sub>DD</sub>	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Stop 1)	Supply current in Stop 1 mode, RTC disabled	RTC disabled	1.8 V	26.2	91.3	308.3	643.9	1275.3	TBD	TBD	TBD	TBD	TBD	μA
			2.4 V	26.5	92.0	309.4	646.4	1281.2	TBD	TBD	TBD	TBD	TBD	
			3.0 V	26.7	92.2	310.7	648.6	1287.9	TBD	TBD	TBD	TBD	TBD	
			3.6 V	26.7	93.0	313.3	654.4	1299.8	TBD	TBD	TBD	TBD	TBD	
IDD (Stop 1 with RTC)	Supply current in Stop 1 mode, RTC enabled	RTC clocked by LSI	1.8 V	26.7	91.8	308.8	644.7	1276.7	TBD	TBD	TBD	TBD	TBD	
			2.4 V	27.1	92.4	309.8	646.9	1282.6	TBD	TBD	TBD	TBD	TBD	
			3.0 V	26.7	92.8	311.1	650.0	1289.1	TBD	TBD	TBD	TBD	TBD	
			3.6 V	27.1	94.1	314.1	655.3	1300.6	TBD	TBD	TBD	TBD	TBD	
		RTC clocked by LSE bypassed at 32768 Hz	1.8 V	26.4	91.7	308.6	643.8	1275.5	TBD	TBD	TBD	TBD	TBD	
			2.4 V	26.9	92.2	309.7	646.2	1283.0	TBD	TBD	TBD	TBD	TBD	
			3.0 V	27.1	92.8	311.3	649.3	1289.3	TBD	TBD	TBD	TBD	TBD	
			3.6 V	28.2	93.7	314.5	654.5	1301.2	TBD	TBD	TBD	TBD	TBD	
		RTC clocked by LSE quartz in low drive mode at 32768 Hz	1.8 V	26.5	87.6	300.5	637.8	1238.1	TBD	TBD	TBD	TBD	TBD	
			2.4 V	26.9	87.6	301.1	639.6	1243.0	TBD	TBD	TBD	TBD	TBD	
			3.0 V	27.0	87.8	301.8	641.7	1247.6	TBD	TBD	TBD	TBD	TBD	
			3.6 V	27.6	88.3	303.5	645.6	1255.4	TBD	TBD	TBD	TBD	TBD	
IDD (Stop 1 with RTC)	Supply current during wakeup from Stop 1 mode	Wakeup clock is HSI = 16 MHz,	3.0 V	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	mA
		Wakeup clock is HSI = 4 MHz, (HPRE divider=4), voltage Range 2	3.0 V	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	

1. Guaranteed by characterization results, unless otherwise specified.

Table 29. Current consumption in Stop 0 mode

Symbol	Parameter	Conditions		TYP					MAX <sup>(1)</sup>					Unit
		-	V <sub>DD</sub>	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD(Stop 0)	Supply current in Stop 0 mode, RTC disabled	-	1.8 V	128	199	431	790	1454	TBD	TBD	TBD	TBD	TBD	μA
			2.4 V	130	201	432	792	1458	TBD	TBD	TBD	TBD	TBD	
			3 V	131	203	434	794	1463	TBD	TBD	TBD	TBD	TBD	
			3.6 V	133	204	436	797	1467	TBD	TBD	TBD	TBD	TBD <sup>(2)</sup>	

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

Table 30. Current consumption in Standby mode

Symbol	Parameter	Conditions		TYP					MAX <sup>(1)</sup>					Unit
		-	V <sub>DD</sub>	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Standby)	Supply current in Standby mode (backup registers retained), RTC disabled	No independent watchdog	1.8 V	90	254	1185	3290	8741	TBD	TBD	TBD	TBD	TBD	nA
			2.4 V	106	290	1357	3772	10011	TBD	TBD	TBD	TBD	TBD	
			3 V	122	341	1583	4377	11550	TBD	TBD	TBD	TBD	TBD	
			3.6 V	171	469	2011	5436	14149	TBD	TBD	TBD	TBD	TBD	
		With independent watchdog	1.8 V	279	444	1368	3456	8858	TBD	TBD	TBD	TBD	TBD	
			2.4 V	343	535	1596	3993	10168	TBD	TBD	TBD	TBD	TBD	
			3 V	410	634	1872	4643	11763	TBD	TBD	TBD	TBD	TBD	
			3.6 V	510	805	2352	5744	14373	TBD	TBD	TBD	TBD	TBD	

Table 30. Current consumption in Standby mode (continued)

Symbol	Parameter	Conditions		TYP					MAX <sup>(1)</sup>					Unit
		-	V <sub>DD</sub>	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Standby with RTC)	Supply current in Standby mode (backup registers retained), RTC enabled	RTC clocked by LSI, no independent watchdog	1.8 V	495	660	1589	3676	9082	TBD	TBD	TBD	TBD	TBD	nA
			2.4 V	635	823	1887	4288	10464	TBD	TBD	TBD	TBD	TBD	
			3 V	791	1018	2254	5034	12150	TBD	TBD	TBD	TBD	TBD	
			3.6 V	1008	1297	2845	6247	14879	TBD	TBD	TBD	TBD	TBD	
		RTC clocked by LSI, with independent watchdog	1.8 V	533	697	1622	3711	9124	TBD	TBD	TBD	TBD	TBD	
			2.4 V	695	887	1951	4351	10532	TBD	TBD	TBD	TBD	TBD	
			3 V	874	1102	2332	5114	12228	TBD	TBD	TBD	TBD	TBD	
			3.6 V	1100	1395	2939	6347	14980	TBD	TBD	TBD	TBD	TBD	
		RTC clocked by LSE bypassed at 32768 Hz	1.8 V	379	547	1472	3587	9039	TBD	TBD	TBD	TBD	TBD	nA
			2.4 V	514	703	1775	4200	10448	TBD	TBD	TBD	TBD	TBD	
			3 V	675	902	2156	4960	12148	TBD	TBD	TBD	TBD	TBD	
			3.6 V	899	1193	2776	6211	14958	TBD	TBD	TBD	TBD	TBD	
		RTC clocked by LSE quartz <sup>(2)</sup> in low drive mode	1.8 V	260	445	1391	3492	8578	TBD	TBD	TBD	TBD	TBD	
			2.4 V	340	551	1649	4054	9849	TBD	TBD	TBD	TBD	TBD	
			3 V	428	718	2002	4798	11342	TBD	TBD	TBD	TBD	TBD	
			3.6 V	625	1012	2592	6080	13812	TBD	TBD	TBD	TBD	TBD	
IDD (SRAM2) <sup>(3)</sup>	Supply current to be added in Standby mode when SRAM2 is retained	-	1.8 V	178	390	1293	2747	5895	TBD	TBD	TBD	TBD	TBD	nA
			2.4 V	174	395	1238	2748	5899	TBD	TBD	TBD	TBD	TBD	
			3 V	179	391	1238	2773	5914	TBD	TBD	TBD	TBD	TBD	
			3.6 V	187	387	1254	2794	5915	TBD	TBD	TBD	TBD	TBD	

Table 30. Current consumption in Standby mode (continued)

Symbol	Parameter	Conditions		TYP					MAX <sup>(1)</sup>					Unit
		-	V <sub>DD</sub>	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
I <sub>DD</sub> (wakeup from Standby)	Supply current during wakeup from Standby mode	Wakeup clock is HSI16 = 16 MHz <sup>(4)</sup>	3 V	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	mA

1. Guaranteed by characterization results, unless otherwise specified.
2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
3. The supply current in Standby with SRAM2 mode is: I<sub>DD\_ALL</sub>(Standby) + I<sub>DD\_ALL</sub>(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: I<sub>DD\_ALL</sub>(Standby + RTC) + I<sub>DD\_ALL</sub>(SRAM2).
4. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in [Table 34: Low-power mode wakeup timings](#).

Table 31. Current consumption in Shutdown mode

Symbol	Parameter	Conditions		TYP					MAX <sup>(1)</sup>					Unit
		-	V <sub>DD</sub>	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Shutdown)	Supply current in Shutdown mode (backup registers retained) RTC disabled	-	1.8 V	11	120	768	2354	6851	TBD	TBD	TBD	TBD	TBD	nA
			2.4 V	19	146	895	2701	7771	TBD	TBD	TBD	TBD	TBD	
			3 V	31	186	1069	3164	8985	TBD	TBD	TBD	TBD	TBD	
			3.6 V	76	291	1442	4092	11273	TBD	TBD	TBD	TBD	TBD	
IDD (Shutdown with RTC)	Supply current in Shutdown mode (backup registers retained) RTC enabled	RTC clocked by LSE bypassed at 32768 Hz	1.8 V	296	406	1058	2643	7148	TBD	TBD	TBD	TBD	TBD	nA
			2.4 V	426	559	1313	3127	8207	TBD	TBD	TBD	TBD	TBD	
			3 V	585	746	1638	3742	9581	TBD	TBD	TBD	TBD	TBD	
			3.6 V	796	1024	2194	4872	12075	TBD	TBD	TBD	TBD	TBD	
		RTC clocked by LSE quartz <sup>(2)</sup> in low drive mode	1.8 V	177	314	997	2584	6846	TBD	TBD	TBD	TBD	TBD	
			2.4 V	252	413	1212	3024	7792	TBD	TBD	TBD	TBD	TBD	
			3 V	341	564	1524	3668	8971	TBD	TBD	TBD	TBD	TBD	
			3.6 V	533	849	2068	4736	11220	TBD	TBD	TBD	TBD	TBD	
IDD(wakeup from Shutdown)	Supply current during wakeup from Shutdown mode	Wakeup clock is HSI16 = 16 MHz <sup>(3)</sup>	3 V	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	mA

1. Guaranteed by characterization results, unless otherwise specified.

2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

3. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in [Table 34: Low-power mode wakeup timings](#).

Table 32. Current consumption in VBAT mode

Symbol	Parameter	Conditions		TYP					MAX <sup>(1)</sup>					Unit
		-	V <sub>BAT</sub>	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD(VBAT)	Backup domain supply current	RTC disabled	1.8 V	3.7	25.2	149.7	437.0	1221.8	TBD	TBD	TBD	TBD	TBD	nA
			2.4 V	4.4	28.8	168.8	490.1	1361.8	TBD	TBD	TBD	TBD	TBD	
			3 V	5.3	34.0	194.8	559.8	1543.7	TBD	TBD	TBD	TBD	TBD	
			3.6 V	12.0	61.2	329.0	945.2	2643.2	TBD	TBD	TBD	TBD	TBD	
		RTC enabled and clocked by LSE bypassed at 32768 Hz	1.8 V	287	311	440	732	1518	TBD	TBD	TBD	TBD	TBD	
			2.4 V	404	433	581	910	1793	TBD	TBD	TBD	TBD	TBD	
			3 V	542	575	745	1123	2126	TBD	TBD	TBD	TBD	TBD	
			3.6 V	700	748	1032	1673	3417	TBD	TBD	TBD	TBD	TBD	
		RTC enabled and clocked by LSE quartz <sup>(2)</sup>	1.8 V	169	228	412	618	1402	TBD	TBD	TBD	TBD	TBD	
			2.4 V	232	301	533	696	1602	TBD	TBD	TBD	TBD	TBD	
			3 V	307	415	691	785	1796	TBD	TBD	TBD	TBD	TBD	
			3.6 V	459	637	1003	1227	2904	TBD	TBD	TBD	TBD	TBD	

1. Guaranteed by characterization results, unless otherwise specified.

2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.



## I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in [Table 52: I/O static characteristics](#).

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC, OPAMP, COMP input pins which should be configured as analog inputs.

**Caution:** Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see [Table 34: Low-power mode wakeup timings](#)), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

$I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

$V_{DD}$  is the I/O supply voltage

$f_{SW}$  is the I/O switching frequency

$C$  is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT} + C_S$

$C_S$  is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

**On-chip peripheral current consumption**

The current consumption of the on-chip peripherals is given in [Table 34](#). The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
  - when the peripheral is clocked on
  - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in [Table 13: Voltage characteristics](#)
- The power consumption of the digital part of the on-chip peripherals is given in [Table 34](#). The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

**Table 33. Peripheral current consumption**

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
-	Bus Matrix	TBD	5.01	4.11	3.26	uA/MHz
	AHB1 to APB1 bridge	TBD	0.41	0.31	0.21	
	AHB1 to APB2 bridge	TBD	0.37	0.29	0.18	
AHB1	CORDIC	TBD	1.53	1.25	1.50	uA/MHz
	CRC	TBD	1.08	0.87	0.96	
	DMA 1	TBD	3.01	2.50	3.01	
	DMA 2	TBD	2.92	2.42	3.24	
	DMAMUX	TBD	7.09	5.88	6.69	
	SRAM1	TBD	0.33	0.26	0.06	
	FLASH	TBD	5.73	4.72	5.32	
	FMAC	TBD	3.53	2.92	3.15	

Table 33. Peripheral current consumption (continued)

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
AHB2	ADC1/ADC2	TBD	6.35	5.27	4.77	uA/MHz
	DAC1	TBD	5.25	4.33	3.73	
	GPIOA	TBD	0.90	0.72	0.98	
	GPIOB	TBD	0.51	0.40	0.22	
	GPIOC	TBD	0.52	0.43	0.19	
	GPIOD	TBD	0.33	0.26	0.18	
	GPIOE	TBD	0.56	0.46	0.25	
	GPIOF	TBD	0.44	0.36	0.21	
	GPIOG	TBD	0.37	0.27	0.19	
	SRAM2	TBD	0.67	0.53	0.35	
	CCM SRAM	TBD	0.32	0.27	0.09	
	RNG	TBD	3.40	2.80	2.47	

Table 33. Peripheral current consumption (continued)

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
APB1	CRS	TBD	0.61	0.52	0.91	µA/MHz
	FDCAN1/FDCAN2/FDCAN3	TBD	9.03	7.49	8.26	
	I2C1	TBD	1.62	1.36	1.45	
	I2C2	TBD	1.66	1.38	1.98	
	I2C3	TBD	1.61	1.34	1.23	
	LPTIM1	TBD	1.46	1.22	1.22	
	LPUART1	TBD	2.30	1.92	2.35	
	PWR	TBD	1.18	0.99	2.01	
	RTC	TBD	3.52	2.97	4.21	
	SPI2/I2S2	TBD	4.68	3.89	4.41	
	SPI3/I2S3	TBD	5.02	4.17	5.54	
	TIM2	TBD	10.12	8.38	9.09	
	TIM3	TBD	8.73	7.22	8.29	
	TIM4	TBD	8.11	6.74	7.82	
	TIM6	TBD	2.63	2.25	2.50	
	TIM7	TBD	2.56	2.12	2.74	
	UART4	TBD	3.14	2.61	2.92	
	USART2	TBD	3.39	2.79	3.14	
	USART3	TBD	3.32	2.74	3.22	
	USB	TBD	0.54	0.47	1.81	
	USB PD	TBD	3.47	2.89	3.56	
	WWDG	TBD	0.74	0.62	0.87	
APB2	SAI1	TBD	2.92	2.42	2.19	µA/MHz
	SPI1	TBD	2.34	1.95	2.21	
	TIM1	TBD	11.34	9.42	10.10	
	TIM8	TBD	11.01	9.14	9.50	
	TIM15	TBD	5.67	4.71	4.57	
	TIM16	TBD	3.94	3.26	3.24	
	TIM17	TBD	4.12	3.41	3.69	
	USART1	TBD	2.69	2.24	2.17	
	SYSCFG/COMP/OPAMP/VREFBUF	TBD	1.83	1.54	1.05	

Table 33. Peripheral current consumption (continued)

BUS	Peripheral		Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
Independent clock domain	ADC1/ADC2	independent clock domain	TBD	0.58	0.49	1.18	uA/MHz
	FDCAN1	independent clock domain	TBD	4.54	3.80	4.07	
	I2C1	independent clock domain	TBD	3.74	3.09	3.70	
	I2C2	independent clock domain	TBD	3.81	3.19	4.45	
	I2C3	independent clock domain	TBD	4.00	3.33	4.02	
	I2S2	independent clock domain	TBD	1.42	1.20	0.54	
	I2S3	independent clock domain	TBD	1.36	1.14	1.85	
	LPTIM1	independent clock domain	TBD	9.91	8.22	9.95	
	LPUART1	independent clock domain	TBD	4.38	3.64	3.75	
	RNG	independent clock domain	TBD	3.27	2.63	3.26	
	USB	independent clock domain	TBD	3.64	2.91	3.36	
	SAI1	independent clock domain	TBD	2.87	2.38	3.01	
	UART4	independent clock domain	TBD	6.15	5.12	5.88	
	USART1	independent clock domain	TBD	6.62	5.49	6.08	
	USART2	independent clock domain	TBD	7.49	6.28	7.67	
	USART3	independent clock domain	TBD	7.26	6.06	7.97	

### 5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in [Table 34](#) are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

**Table 34. Low-power mode wakeup timings<sup>(1)</sup>**

Symbol	Parameter	Conditions		Typ	Max	Unit
$t_{WUSLEEP}$	Wakeup time from Sleep mode to Run mode	-		TBD	TBD	Nb of CPU cycles
$t_{WULPSLEEP}$	Wakeup time from Low-power sleep mode to Low-power run mode	-		TBD	TBD	
$t_{WUSTOP0}$	Wake up time from Stop 0 mode to Run mode in Flash	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	$\mu s$
		Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	Wake up time from Stop 0 mode to Run mode in SRAM1	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
		Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
$t_{WUSTOP1}$	Wake up time from Stop 1 mode to Run in Flash	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
		Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	Wake up time from Stop 1 mode to Run mode in SRAM1	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
		Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	Wake up time from Stop 1 mode to Low-power run mode in Flash	Regulator in low-power mode (LPR=1 in PWR_CR1)	Wakeup clock HSI16 = 16 MHz, with HPRE = 8	TBD	TBD	
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1			TBD	TBD	
$t_{WUSTBY}$	Wakeup time from Standby mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
$t_{WUSTBY\ SRAM2}$	Wakeup time from Standby with SRAM2 to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
$t_{WUSHDN}$	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	

1. Guaranteed by characterization results.

Table 35. Regulator modes transition times<sup>(1)</sup>

Symbol	Parameter	Conditions	Typ	Max	Unit
$t_{WULPRUN}$	Wakeup time from Low- power run mode to Run mode <sup>(2)</sup>	Wakeup clock HSI16 = 16 MHz HPRE = 8	TBD	TBD	$\mu s$
$t_{VOST}$	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 <sup>(3)</sup>	Wakeup clock HSI16 = 16 MHz HPRE = 8	TBD	TBD	

1. Guaranteed by characterization results.

2. Time until REGLPF flag is cleared in PWR\_SR2.

3. Time until VOSF flag is cleared in PWR\_SR2.

Table 36. Wakeup time using USART/LPUART<sup>(1)</sup>

Symbol	Parameter	Conditions	Typ	Max	Unit
$t_{WUUSART}$ $t_{WULPUART}$	Wakeup time needed to calculate the maximum USART/LPUART baudrate allowing to wakeup up from stop mode when USART/LPUART clock source is HSI16	Stop 0 mode	-	1.7	$\mu s$
		Stop 1 mode	-	8.5	

1. Guaranteed by characterization results.

### 5.3.7 External clock source characteristics

#### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in [Section 5.3.14](#). However, the recommended clock input waveform is shown in [Figure 19: High-speed external clock source AC timing diagram](#).

Table 37. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{HSE\_ext}$	User external clock source frequency	Voltage scaling Range 1	-	8	48	MHz
		Voltage scaling Range 2	-	8	26	
$V_{HSEH}$	OSC_IN input pin high level voltage	-	$0.7 V_{DD}$	-	$V_{DD}$	V
$V_{HSEL}$	OSC_IN input pin low level voltage	-	$V_{SS}$	-	$0.3 V_{DD}$	
$t_{w(HSEH)}$ $t_{w(HSEL)}$	OSC_IN high or low time	Voltage scaling Range 1	7	-	-	ns
		Voltage scaling Range 2	18	-	-	

1. Guaranteed by design.

Figure 19. High-speed external clock source AC timing diagram



### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in [Section 5.3.14](#). However, the recommended clock input waveform is shown in [Figure 20](#).

Table 38. Low-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{LSE\_ext}$	User external clock source frequency	-	-	32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level voltage	-	0.7 $V_{DD}$	-	$V_{DD}$	V
$V_{LSEL}$	OSC32_IN input pin low level voltage	-	$V_{SS}$	-	0.3 $V_{DD}$	
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time	-	250	-	-	ns

1. Guaranteed by design.

Figure 20. Low-speed external clock source AC timing diagram





**High-speed external clock generated from a crystal/ceramic resonator**

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 39](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

**Table 39. HSE oscillator characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Typ	Max	Unit
$f_{OSC\_IN}$	Oscillator frequency	-	4	8	48	MHz
$R_F$	Feedback resistor	-	-	200	-	k $\Omega$
$I_{DD(HSE)}$	HSE current consumption	During startup <sup>(3)</sup>	-	-	5.5	mA
		$V_{DD} = 3\text{ V}$ , $R_m = 30\ \Omega$ , $CL = 10\text{ pF}@8\text{ MHz}$	-	0.44	-	
		$V_{DD} = 3\text{ V}$ , $R_m = 45\ \Omega$ , $CL = 10\text{ pF}@8\text{ MHz}$	-	0.45	-	
		$V_{DD} = 3\text{ V}$ , $R_m = 30\ \Omega$ , $CL = 5\text{ pF}@48\text{ MHz}$	-	0.68	-	
		$V_{DD} = 3\text{ V}$ , $R_m = 30\ \Omega$ , $CL = 10\text{ pF}@48\text{ MHz}$	-	0.94	-	
		$V_{DD} = 3\text{ V}$ , $R_m = 30\ \Omega$ , $CL = 20\text{ pF}@48\text{ MHz}$	-	1.77	-	
$G_m$	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V
$t_{SU(HSE)}$ <sup>(4)</sup>	Startup time	$V_{DD}$ is stabilized	-	2	-	ms

1. Guaranteed by design.

2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.


3. This consumption level occurs during the first 2/3 of the  $t_{SU(HSE)}$  startup time

4.  $t_{SU(HSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 21](#)).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

**Note:** For information on selecting the crystal, refer to the application note AN2867 “Oscillator design guide for ST microcontrollers” available from the ST website [www.st.com](http://www.st.com).

**Figure 21. Typical application with an 8 MHz crystal**



1.  $R_{EXT}$  value depends on the crystal characteristics.

### Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 40](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 40. LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ )<sup>(1)</sup>

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Typ	Max	Unit
$I_{DD(LSE)}$	LSE current consumption	LSEDRV[1:0] = 00 Low drive capability	-	250	-	nA
		LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	
		LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
$G_{m_{critmax}}$	Maximum critical crystal gm	LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	$\mu A/V$
		LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	
		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
$t_{SU(LSE)}$ <sup>(3)</sup>	Startup time	$V_{DD}$ is stabilized	-	2	-	s


1. Guaranteed by design.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

3.  $t_{SU(LSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

**Note:** For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website [www.st.com](http://www.st.com).

Figure 22. Typical application with a 32.768 kHz crystal



**Note:** An external resistor is not required between  $OSC32\_IN$  and  $OSC32\_OUT$  and it is forbidden to add one.

### 5.3.8 Internal clock source characteristics

The parameters given in [Table 41](#) are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 16: General operating conditions](#). The provided curves are characterization results, not tested in production.

#### High-speed internal (HSI16) RC oscillator


Table 41. HSI16 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{HSI16}}$	HSI16 Frequency	$V_{\text{DD}}=3.0\text{ V}$ , $T_{\text{A}}=30\text{ °C}$	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
		Trimming code is a multiple of 64	TBD	-6	TBD	
$\text{DuCy}(\text{HSI16})^{(2)}$	Duty Cycle	-	45	-	55	%
$\Delta_{\text{Temp}}(\text{HSI16})$	HSI16 oscillator frequency drift over temperature	$T_{\text{A}}=0\text{ to }85\text{ °C}$	-1	-	1	%
		$T_{\text{A}}=-40\text{ to }125\text{ °C}$	-2	-	1.5	%
$\Delta_{\text{VDD}}(\text{HSI16})$	HSI16 oscillator frequency drift over $V_{\text{DD}}$	$V_{\text{DD}}=1.62\text{ V to }3.6\text{ V}$	-0.1	-	0.05	%
$t_{\text{su}}(\text{HSI16})^{(2)}$	HSI16 oscillator start-up time	-	-	0.8	1.2	$\mu\text{s}$
$t_{\text{stab}}(\text{HSI16})^{(2)}$	HSI16 oscillator stabilization time	-	-	3	5	$\mu\text{s}$
$I_{\text{DD}}(\text{HSI16})^{(2)}$	HSI16 oscillator power consumption	-	-	155	190	$\mu\text{A}$

1. Guaranteed by characterization results.

2. Guaranteed by design.

Figure 23. HSI16 frequency versus temperature



## High-speed internal 48 MHz (HSI48) RC oscillator

Table 42. HSI48 oscillator characteristics<sup>(1)</sup>


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{HSI48}}$	HSI48 Frequency	$V_{\text{DD}}=3.0\text{V}$ , $T_{\text{A}}=30^{\circ}\text{C}$	-	48	-	MHz
TRIM	HSI48 user trimming step	-	-	0.11 <sup>(2)</sup>	0.18 <sup>(2)</sup>	%
USER TRIM COVERAGE	HSI48 user trimming coverage	$\pm 32$ steps	$\pm 3$ <sup>(3)</sup>	$\pm 3.5$ <sup>(3)</sup>	-	%
DuCy(HSI48)	Duty Cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
$\text{ACC}_{\text{HSI48\_REL}}$	Accuracy of the HSI48 oscillator over temperature (factory calibrated)	$V_{\text{DD}} = 3.0\text{ V to } 3.6\text{ V}$ , $T_{\text{A}} = -15\text{ to } 85^{\circ}\text{C}$	-	-	$\pm 3$ <sup>(3)</sup>	%
		$V_{\text{DD}} = 1.65\text{ V to } 3.6\text{ V}$ , $T_{\text{A}} = -40\text{ to } 125^{\circ}\text{C}$	-	-	$\pm 4.5$ <sup>(3)</sup>	
$D_{\text{VDD}}(\text{HSI48})$	HSI48 oscillator frequency drift with $V_{\text{DD}}$	$V_{\text{DD}} = 3\text{ V to } 3.6\text{ V}$	-	0.025 <sup>(3)</sup>	0.05 <sup>(3)</sup>	%
		$V_{\text{DD}} = 1.65\text{ V to } 3.6\text{ V}$	-	0.05 <sup>(3)</sup>	0.1 <sup>(3)</sup>	
$t_{\text{su}}(\text{HSI48})$	HSI48 oscillator start-up time	-	-	2.5 <sup>(2)</sup>	6 <sup>(2)</sup>	$\mu\text{s}$
$I_{\text{DD}}(\text{HSI48})$	HSI48 oscillator power consumption	-	-	340 <sup>(2)</sup>	380 <sup>(2)</sup>	$\mu\text{A}$

Table 42. HSI48 oscillator characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$N_T$ jitter	Next transition jitter Accumulated jitter on 28 cycles <sup>(4)</sup>	-	-	+/-0.15 <sup>(2)</sup>	-	ns
$P_T$ jitter	Paired transition jitter Accumulated jitter on 56 cycles <sup>(4)</sup>	-	-	+/-0.25 <sup>(2)</sup>	-	ns

- $V_{DD} = 3\text{ V}$ ,  $T_A = -40$  to  $125^\circ\text{C}$  unless otherwise specified.
- Guaranteed by design.
- Guaranteed by characterization results.
- Jitter measurement are performed without clock source activated in parallel.

Figure 24. HSI48 frequency versus temperature



### Low-speed internal (LSI) RC oscillator

Table 43. LSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{LSI}$	LSI Frequency	$V_{DD} = 3.0\text{ V}$ , $T_A = 30^\circ\text{C}$	31.04	-	32.96	kHz
		$V_{DD} = 1.62$ to $3.6\text{ V}$ , $T_A = -40$ to $125^\circ\text{C}$	29.5	-	34	
$t_{SU(LSI)}^{(2)}$	LSI oscillator start-up time	-	-	80	130	$\mu\text{s}$

Table 43. LSI oscillator characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{\text{STAB}}(\text{LSI})^{(2)}$	LSI oscillator stabilization time	5% of final frequency	-	125	180	$\mu\text{s}$
$I_{\text{DD}}(\text{LSI})^{(2)}$	LSI oscillator power consumption	-	-	110	180	nA

1. Guaranteed by characterization results.

2. Guaranteed by design.

### 5.3.9 PLL characteristics

The parameters given in [Table 44](#) are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 16: General operating conditions](#).

**Table 44. PLL characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{PLL\_IN}$	PLL input clock <sup>(2)</sup>	-	TBD	-	TBD	MHz
	PLL input clock duty cycle	-	TBD	-	TBD	%
$f_{PLL\_P\_OUT}$	PLL multiplier output clock P	Voltage scaling Range 1 Boost mode	TBD	-	TBD	MHz
		Voltage scaling Range 1	TBD	-	TBD	
		Voltage scaling Range 2	TBD	-	TBD	
$f_{PLL\_Q\_OUT}$	PLL multiplier output clock Q	Voltage scaling Range 1 Boost mode	TBD	-	TBD	
		Voltage scaling Range 1	TBD	-	TBD	
		Voltage scaling Range 2	TBD	-	TBD	
$f_{PLL\_R\_OUT}$	PLL multiplier output clock R	Voltage scaling Range 1 Boost mode	TBD	-	TBD	
		Voltage scaling Range 1	TBD	-	TBD	
		Voltage scaling Range 2	TBD	-	TBD	
$f_{VCO\_OUT}$	PLL VCO output	Voltage scaling Range 1 Boost mode	TBD	-	TBD	
		Voltage scaling Range 1	TBD	-	TBD	
		Voltage scaling Range 2	TBD	-	TBD	
$t_{LOCK}$	PLL lock time	-	-	TBD	TBD	μs
Jitter	RMS cycle-to-cycle jitter	System clock 150 MHz	-	TBD	-	±ps
	RMS period jitter		-	TBD	-	
$I_{DD}(PLL)$	PLL power consumption on $V_{DD}$ <sup>(1)</sup>	VCO freq = 64 MHz	-	TBD	TBD	μA
		VCO freq = 96 MHz	-	TBD	TBD	
		VCO freq = 192 MHz	-	TBD	TBD	
		VCO freq = 344 MHz	-	TBD	TBD	

1. Guaranteed by design.

2. Take care of using the appropriate division factor M to obtain the specified PLL input clock values.



## 5.3.10 Flash memory characteristics

Table 45. Flash memory characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Typ	Max	Unit
$t_{\text{prog}}$	64-bit programming time	-	TBD	TBD	$\mu\text{s}$
$t_{\text{prog\_row}}$	One row (32 double word) programming time	Normal programming	TBD	TBD	ms
		Fast programming	TBD	TBD	
$t_{\text{prog\_page}}$	One page (2 Kbytes) programming time	Normal programming	TBD	TBD	
		Fast programming	TBD	TBD	
$t_{\text{ERASE}}$	Page (2 Kbytes) erase time	-	TBD	TBD	
$t_{\text{prog\_bank}}$	One bank (128 Kbyte) programming time	Normal programming	TBD	TBD	s
		Fast programming	TBD	TBD	
$t_{\text{ME}}$	Mass erase time	-	TBD	TBD	ms
$I_{\text{DD}}$	Average consumption from VDD	Write mode	TBD	-	mA
		Erase mode	TBD	-	
	Maximum current (peak)	Write mode	TBD	-	
		Erase mode	TBD	-	

1. Guaranteed by design.

Table 46. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit
$N_{\text{END}}$	Endurance	$T_A = -40$ to $+105\text{ }^{\circ}\text{C}$	10	kcycles
$t_{\text{RET}}$	Data retention	1 kcycle <sup>(2)</sup> at $T_A = 85\text{ }^{\circ}\text{C}$	30	Years
		1 kcycle <sup>(2)</sup> at $T_A = 105\text{ }^{\circ}\text{C}$	15	
		1 kcycle <sup>(2)</sup> at $T_A = 125\text{ }^{\circ}\text{C}$	7	
		10 kcycles <sup>(2)</sup> at $T_A = 55\text{ }^{\circ}\text{C}$	30	
		10 kcycles <sup>(2)</sup> at $T_A = 85\text{ }^{\circ}\text{C}$	15	
		10 kcycles <sup>(2)</sup> at $T_A = 105\text{ }^{\circ}\text{C}$	10	

1. Guaranteed by characterization results.

2. Cycling performed over the whole temperature range.

### 5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to  $V_{DD}$  and  $V_{SS}$  through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in [Table 47](#). They are based on the EMS levels and classes defined in application note AN1709.

**Table 47. EMS characteristics**

Symbol	Parameter	Conditions	Level/Class
$V_{FESD}$	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3\text{ V}$ , $T_A = +25\text{ °C}$ , $f_{HCLK} = 150\text{ MHz}$ , conforming to IEC 61000-4-2	TBD
$V_{EFTB}$	Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	$V_{DD} = 3.3\text{ V}$ , $T_A = +25\text{ °C}$ , $f_{HCLK} = 150\text{ MHz}$ , conforming to IEC 61000-4-4	TBD

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

##### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

##### Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

### Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

**Table 48. EMI characteristics**

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ]	Unit
				8 MHz / 150 MHz	
S <sub>EMI</sub>	Peak level	V <sub>DD</sub> = 3.6 V, T <sub>A</sub> = 25 °C, LQFP128 package compliant with IEC 61967-2	0.1 MHz to 30 MHz	1	dBμV
			30 MHz to 130 MHz	0	
			130 MHz to 1 GHz	13	
			1 GHz to 2 GHz	8	
			EMI Level	3.5	-

### 5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

**Table 49. ESD absolute maximum ratings**

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	TBD	TBD	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESDA/JEDEC JS-002	TBD	TBD	

1. Guaranteed by characterization results.

### Static latch-up

Two complementary static tests are required on three parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78E IC latch-up standard.

**Table 50. Electrical sensitivities**

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	TA = +125 °C conforming to JESD78E	Class II level A

### 5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in [Table 51](#).

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

**Table 51. I/O current injection susceptibility**

Symbol	Description		Functional susceptibility		Unit
			Negative injection	Positive injection	
$I_{INJ}^{(1)}$	Injected current on pin	All except TT_a, PF10, PB8-BOOT0, PC10	-5	NA	mA
		PF10, PB8-BOOT0, PC10	-0	NA	
		TT_a pins	-5	0	

1. Guaranteed by characterization.

### 5.3.14 I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in [Table 52](#) are derived from tests performed under the conditions summarized in [Table 16: General operating conditions](#). All I/Os are designed as CMOS- and TTL-compliant.

**Table 52. I/O static characteristics**

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{IL}^{(1)}$	I/O input low level voltage	All except FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	--	--	$0.3 \times V_{DD}^{(2)}$	V
						$0.39 \times V_{DD} - 0.06^{(3)}$	
		FT_c	$2\text{ V} < V_{DD} < 2.7\text{ V}$	-	-	$0.3 \times V_{DD}$	V
			$1.62\text{ V} < V_{DD} < 2.7\text{ V}$	-	-	$0.25 \times V_{DD}$	
$V_{IH}^{(1)}$	I/O input high level voltage	All except FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	$0.7 \times V_{DD}^{(2)}$	-	-	V
				$0.49 \times V_{DD} + 0.26^{(3)}$	-	-	
		FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	$0.7 \times V_{DD}$	-	-	
$V_{HYS}^{(3)}$	Input hysteresis	TT_xx, FT_xxx, NRST	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	-	200	-	mV
$I_{leak}$	Input leakage current <sup>(3)</sup>	FT_xx except FT_c	$0 < V_{IN} \leq V_{DD}$	-	-	$\pm 100$	nA
			$V_{DD} \leq V_{IN} \leq V_{DD} + 1\text{ V}$	-	-	$650^{(4)}$	
			$V_{DD} + 1\text{ V} < V_{IN} \leq 5.5\text{ V}$	-	-	$200^{(4)}$	
		FT_c	$0 \leq V_{IN} \leq V_{DDMAX}$	-	-	2000	
			$V_{DD} \leq V_{IN} < 0.5\text{ V}$	-	-	3000	
		FT_u, PC3	$0 \leq V_{IN} \leq V_{DD}$	-	-	$\pm 150$	
			$V_{DD} \leq V_{IN} \leq V_{DD} + 1\text{ V}$	-	-	$\pm 2500$	
			$V_{DD} \leq V_{IN} \leq 5.5\text{ V}$	-	-	$\pm 250$	
		FT_d	$0 \leq V_{IN} \leq V_{DD}$	-	-	$\pm 4500$	
			$V_{DD} + 1\text{ V} \leq V_{IN} \leq 5.5\text{ V}$	-	-	$\pm 9000$	
		TT_xx	$0 \leq V_{IN} \leq V_{DD}$	-	-	$\pm 150$	
			$V_{DD} \leq V_{IN} \leq 3.6\text{ V}$	-	-	2000	
$R_{PU}$	Weak pull-up equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{SS}$		25	40	55	k $\Omega$
$R_{PD}$	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$		25	40	55	
$C_{IO}$	I/O pin capacitance	I/O pin capacitance	-	-	5	-	pF


1. Refer to [Figure 25: I/O input characteristics](#)

2. Tested in production.
3. Guaranteed by design.
4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula:  

$$I_{\text{Total\_leak\_max}} = 10 \mu\text{A} + [\text{number of I/Os where VIN is applied on the pad}] \times I_{\text{kg}}(\text{Max}).$$
5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in [Figure 25](#) for standard I/Os, and in [Figure 25](#) for 5 V tolerant I/Os.

Figure 25. I/O input characteristics



### Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in [Section 5.2](#):

- The sum of the currents sourced by all the I/Os on  $V_{DD}$ , plus the maximum consumption of the MCU sourced on  $V_{DD}$ , cannot exceed the absolute maximum rating  $\Sigma I_{VDD}$  (see [Table 13: Voltage characteristics](#)).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$ , plus the maximum consumption of the MCU sunk on  $V_{SS}$ , cannot exceed the absolute maximum rating  $\Sigma I_{VSS}$  (see [Table 13: Voltage characteristics](#)).

### Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 16: General operating conditions](#). All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

**Table 53. Output voltage characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}$	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup> $ I_{IO}  = 2 \text{ mA}$ for FT_c I/Os = 8 mA for other I/Os $V_{DD} \geq 2.7 \text{ V}$	-	0.4	V
$V_{OH}$	Output high level voltage for an I/O pin		$V_{DD}-0.4$	-	
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup> $ I_{IO}  = 2 \text{ mA}$ for FT_c I/Os = 8 mA for other I/Os $V_{DD} \geq 2.7 \text{ V}$	-	0.4	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		2.4	-	
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	All I/Os except FT_c $ I_{IO}  = 20 \text{ mA}$ $V_{DD} \geq 2.7 \text{ V}$	-	1.3	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		$V_{DD}-1.3$	-	
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	$ I_{IO}  = 1 \text{ mA}$ for FT_c I/Os = 4 mA for other I/Os $V_{DD} \geq 1.62 \text{ V}$	-	0.4	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		$V_{DD}-0.45$	-	
$V_{OLFM+}^{(3)}$	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with “F” option)	$ I_{IO}  = 20 \text{ mA}$ $V_{DD} \geq 2.7 \text{ V}$	-	0.4	
		$ I_{IO}  = 10 \text{ mA}$ $V_{DD} \geq 1.62 \text{ V}$	-	0.4	

1. The  $I_{IO}$  current sourced or sunk by the device must always respect the absolute maximum rating specified in [Table 13: Voltage characteristics](#), and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings  $\Sigma I_{IO}$ .
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. Guaranteed by design.

### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in [Figure 26](#) and [Table 54](#), respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 16: General operating conditions](#).

Table 54. I/O (except FT\_c) AC characteristics<sup>(1) (2)</sup>

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
00	Fmax	Maximum frequency	C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	5	MHz
			C=50 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	1	
			C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	10	
			C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	1.5	
	Tr/Tf	Output rise and fall time	C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	25	ns
			C=50 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	52	
			C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	17	
			C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	37	
01	Fmax	Maximum frequency	C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	25	MHz
			C=50 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	10	
			C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	50	
			C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	15	
	Tr/Tf	Output rise and fall time	C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	9	ns
			C=50 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	16	
			C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	4.5	
			C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	9	
10	Fmax	Maximum frequency	C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	50	MHz
			C=50 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	25	
			C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	100 <sup>(3)</sup>	
			C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	37.5	
	Tr/Tf	Output rise and fall time	C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	5.8	ns
			C=50 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	11	
			C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	2.5	
			C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	5	
11	Fmax	Maximum frequency	C=30 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	120 <sup>(3)</sup>	MHz
			C=30 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	50	
			C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	180 <sup>(3)</sup>	
			C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	75	
	Tr/Tf	Output rise and fall time <sup>(4)</sup>	C=30 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	3.3	ns
			C=30 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	6	
			C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	1.7	
			C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	3.3	



Table 54. I/O (except FT\_c) AC characteristics<sup>(1) (2)</sup> (continued)


Speed	Symbol	Parameter	Conditions	Min	Max	Unit
FM+	Fmax <sup>(5)</sup>	Maximum frequency	C=50 pF, 1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	1	MHz
	Tr/TF <sup>(4)</sup>	Output high to low level fall time		-	5	ns

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG\_CFGR1 register. Refer to the RM0440 reference manual for a description of GPIO Port configuration register.
- Guaranteed by design.
- This value represented the I/O capability but maximum system frequency is 170 MHz.
- The fall time is defined between 70% and 30% of the output waveform accordingly to I2C specification.
- The maximum frequency is defined with the following conditions:
  - (Tr+ Tf) ≤ 2/3 T.
  - 45% < Duty cycle < 55%

Table 55. I/O FT\_c AC characteristics<sup>(1) (2)</sup>

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
0	Fmax	Maximum frequency	C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	2	MHz
			C=50 pF, 1.6 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	1	
	Tr/Tf	Output H/L to L/H level fall time	C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	170	ns
			C=50 pF, 1.6 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	330	
1	Fmax	Maximum frequency	C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	10	MHz
			C=50 pF, 1.6 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	5	
	Tr/Tf	Output H/L to L/H level fall time	C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	35	ns
			C=50 pF, 1.6 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	65	

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG\_CFGR1 register. Refer to the RM0440 reference manual for a description of GPIO Port configuration register.
- Guaranteed by design.

Figure 26. I/O AC characteristics definition<sup>(1)</sup>

1. Refer to [Table 54: I/O \(except FT\\_c\) AC characteristics](#)

### 5.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$ .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 16: General operating conditions](#).


Table 56. NRST pin characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}$	NRST input low level voltage	-	-	-	$0.3 \times V_{DD}$	V
$V_{IH(NRST)}$	NRST input high level voltage	-	$0.7 \times V_{DD}$	-	-	
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
$R_{PU}$	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	25	40	55	k $\Omega$
$V_F(NRST)$	NRST input filtered pulse	-	-	-	70	ns
$V_{NF(NRST)}$	NRST input not filtered pulse	$1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	350	-	-	ns

1. Guaranteed by design.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

Figure 27. Recommended NRST pin protection



1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the  $V_{IL(NRST)}$  max level specified in [Table 56: NRST pin characteristics](#). Otherwise the reset will not be taken into account by the device.
3. The external capacitor on NRST must be placed as close as possible to the device.

### 5.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 57. EXTI input characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PLEC	Pulse length to event controller	-	TBD	-	-	ns

1. Guaranteed by design.

### 5.3.17 Analog switches booster

Table 58. Analog switches booster characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Typ	Max	Unit
$V_{DD}$	Supply voltage	1.62	-	3.6	V
$t_{SU(BOOST)}$	Booster startup time	-	-	240	µs
$I_{DD(BOOST)}$	Booster consumption for $1.62\text{ V} \leq V_{DD} \leq 2.0\text{ V}$	-	-	250	µA
	Booster consumption for $2.0\text{ V} \leq V_{DD} \leq 2.7\text{ V}$	-	-	500	
	Booster consumption for $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	-	900	

1. Guaranteed by design.

### 5.3.18 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in [Table 59](#) are preliminary values derived from tests performed under ambient temperature,  $f_{\text{PCLK}}$  frequency and  $V_{\text{DDA}}$  supply voltage conditions summarized in [Table 16: General operating conditions](#).

*Note:* It is recommended to perform a calibration after each power-up.

**Table 59. ADC characteristics<sup>(1) (2)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{\text{DDA}}$	Analog supply voltage	-	1.62	-	3.6	V
$V_{\text{REF+}}$	Positive reference voltage	$V_{\text{DDA}} \geq 2 \text{ V}$	2	-	$V_{\text{DDA}}$	V
		$V_{\text{DDA}} < 2 \text{ V}$	$V_{\text{DDA}}$			V
$V_{\text{REF-}}$	Negative reference voltage	-	$V_{\text{SSA}}$			V
$f_{\text{ADC}}$	ADC clock frequency	Range 1	-	-	80	MHz
		Range 2	-	-	26	
$f_{\text{s}}$	Sampling rate for FAST channels	Resolution = 12 bits	-	-	5.33	MSPS
		Resolution = 10 bits	-	-	6.15	
		Resolution = 8 bits	-	-	7.27	
		Resolution = 6 bits	-	-	8.88	
	Sampling rate for SLOW channels	Resolution = 12 bits	-	-	4.21	
		Resolution = 10 bits	-	-	4.71	
		Resolution = 8 bits	-	-	5.33	
		Resolution = 6 bits	-	-	6.15	
$f_{\text{TRIG}}$	External trigger frequency	$f_{\text{ADC}} = 80 \text{ MHz}$ Resolution = 12 bits	-	-	5.33	MHz
		Resolution = 12 bits	-	-	15	$1/f_{\text{ADC}}$
$V_{\text{AIN}}^{(3)}$	Conversion voltage range <sup>(2)</sup>	-	0	-	$V_{\text{REF+}}$	V
$R_{\text{AIN}}$	External input impedance	-	-	-	50	k $\Omega$
$C_{\text{ADC}}$	Internal sample and hold capacitor	-	-	5	-	pF
$t_{\text{STAB}}$	Power-up time	-	1			conversion cycle

Table 59. ADC characteristics<sup>(1) (2)</sup> (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{CAL}$	Calibration time	$f_{ADC} = 80 \text{ MHz}$	1.45			$\mu\text{s}$
		-	116			$1/f_{ADC}$
$t_{LATR}$	Trigger conversion latency Regular and injected channels without conversion abort	CKMODE = 00	1.5	2	2.5	$1/f_{ADC}$
		CKMODE = 01	-	-	2.0	
		CKMODE = 10	-	-	2.25	
		CKMODE = 11	-	-	2.125	
$t_{LATRINJ}$	Trigger conversion latency Injected channels aborting a regular conversion	CKMODE = 00	2.5	3	3.5	$1/f_{ADC}$
		CKMODE = 01	-	-	3.0	
		CKMODE = 10	-	-	3.25	
		CKMODE = 11	-	-	3.125	
$t_s$	Sampling time	$f_{ADC} = 80 \text{ MHz}$	0.03125	-	8.00625	$\mu\text{s}$
		-	2.5	-	640.5	$1/f_{ADC}$
$t_{ADCVREG\_STUP}$	ADC voltage regulator start-up time	-	-	-	20	$\mu\text{s}$
$t_{CONV}$	Total conversion time (including sampling time)	$f_{ADC} = 80 \text{ MHz}$ Resolution = 12 bits	0.1875	-	8.1625	$\mu\text{s}$
		Resolution = 12 bits	$t_s + 12.5$ cycles for successive approximation = 15 to 653			$1/f_{ADC}$
$I_{DDA(ADC)}$	ADC consumption from the VDDA supply	$f_s = 5 \text{ Msps}$	-	730	830	$\mu\text{A}$
		$f_s = 1 \text{ Msps}$	-	160	220	
		$f_s = 10 \text{ ksps}$	-	16	50	
$I_{DDV\_S(ADC)}$	ADC consumption from the $V_{REF+}$ single ended mode	$f_s = 5 \text{ Msps}$	-	130	160	$\mu\text{A}$
		$f_s = 1 \text{ Msps}$	-	30	40	
		$f_s = 10 \text{ ksps}$	-	0.6	2	
$I_{DDV\_D(ADC)}$	ADC consumption from the $V_{REF+}$ differential mode	$f_s = 5 \text{ Msps}$	-	260	310	$\mu\text{A}$
		$f_s = 1 \text{ Msps}$	-	60	70	
		$f_s = 10 \text{ ksps}$	-	1.3	3	

1. Guaranteed by design
2. The I/O analog switch voltage booster is enable when  $V_{DDA} < 2.4 \text{ V}$  (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA} < 2.4 \text{ V}$ ). It is disable when  $V_{DDA} \geq 2.4 \text{ V}$ .
3.  $V_{REF+}$  can be internally connected to  $V_{DDA}$  and  $V_{REF-}$  can be internally connected to  $V_{SSA}$ , depending on the package.  
Refer to [Section 4: Pinouts and pin description](#) for further details.

The maximum value of  $R_{AIN}$  can be found in [Table 60: Maximum ADC  \$R\_{AIN}\$](#) .

**Table 60. Maximum ADC  $R_{AIN}$ <sup>(1)(2)</sup>**

Resolution	Sampling cycle @80 MHz	Sampling time [ns] @80 MHz	$R_{AIN}$ max ( $\Omega$ )	
			Fast channels <sup>(3)</sup>	Slow channels <sup>(4)</sup>
12 bits	2.5	31.25	100	N/A
	6.5	81.25	330	100
	12.5	156.25	680	470
	24.5	306.25	1500	1200
	47.5	593.75	2200	1800
	92.5	1156.25	4700	3900
	247.5	3093.75	12000	10000
	640.5	8006.75	39000	33000
10 bits	2.5	31.25	120	N/A
	6.5	81.25	390	180
	12.5	156.25	820	560
	24.5	306.25	1500	1200
	47.5	593.75	2200	1800
	92.5	1156.25	5600	4700
	247.5	3093.75	12000	10000
	640.5	8006.75	47000	39000
8 bits	2.5	31.25	180	N/A
	6.5	81.25	470	270
	12.5	156.25	1000	680
	24.5	306.25	1800	1500
	47.5	593.75	2700	2200
	92.5	1156.25	6800	5600
	247.5	3093.75	15000	12000
	640.5	8006.75	50000	50000
6 bits	2.5	31.25	220	N/A
	6.5	81.25	560	330
	12.5	156.25	1200	1000
	24.5	306.25	2700	2200
	47.5	593.75	3900	3300
	92.5	1156.25	8200	6800
	247.5	3093.75	18000	15000
	640.5	8006.75	50000	50000

1. Guaranteed by design.
2. The I/O analog switch voltage booster is enable when  $V_{DDA} < 2.4\text{ V}$  (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA} < 2.4\text{ V}$ ). It is disable when  $V_{DDA} \geq 2.4\text{ V}$ .
3. Fast channels are: TBD
4. Slow channels are: all ADC inputs except the fast channels.

ST Restricted  
DRAFT

Table 61. ADC accuracy - limited test conditions 1<sup>(1)</sup>(2)(3)

Symbol	Parameter	Conditions <sup>(4)</sup>		Min	Typ	Max	Unit
ET	Total unadjusted error	Single ended	Fast channel (max speed)	-	TBD	TBD	LSB
			Slow channel (max speed)	-	TBD	TBD	
		Differential	Fast channel (max speed)	-	TBD	TBD	
			Slow channel (max speed)	-	TBD	TBD	
EO	Offset error	Single ended	Fast channel (max speed)	-	TBD	TBD	
			Slow channel (max speed)	-	TBD	TBD	
		Differential	Fast channel (max speed)	-	TBD	TBD	
			Slow channel (max speed)	-	TBD	TBD	
EG	Gain error	Single ended	Fast channel (max speed)	-	TBD	TBD	
			Slow channel (max speed)	-	TBD	TBD	
		Differential	Fast channel (max speed)	-	TBD	TBD	
			Slow channel (max speed)	-	TBD	TBD	
ED	Differential linearity error	Single ended	Fast channel (max speed)	-	TBD	TBD	
			Slow channel (max speed)	-	TBD	TBD	
		Differential	Fast channel (max speed)	-	TBD	TBD	
			Slow channel (max speed)	-	TBD	TBD	
EL	Integral linearity error	Single ended	Fast channel (max speed)	-	TBD	TBD	
			Slow channel (max speed)	-	TBD	TBD	
		Differential	Fast channel (max speed)	-	TBD	TBD	
			Slow channel (max speed)	-	TBD	TBD	
ENOB	Effective number of bits	Single ended	Fast channel (max speed)	TBD	TBD	-	bits
			Slow channel (max speed)	TBD	TBD	-	
		Differential	Fast channel (max speed)	TBD	TBD	-	
			Slow channel (max speed)	TBD	TBD	-	
SINAD	Signal-to-noise and distortion ratio	Single ended	Fast channel (max speed)	TBD	TBD	-	dB
			Slow channel (max speed)	TBD	TBD	-	
		Differential	Fast channel (max speed)	TBD	TBD	-	
			Slow channel (max speed)	TBD	TBD	-	
SNR	Signal-to-noise ratio	Single ended	Fast channel (max speed)	TBD	TBD	-	
			Slow channel (max speed)	TBD	TBD	-	
		Differential	Fast channel (max speed)	TBD	TBD	-	
			Slow channel (max speed)	TBD	TBD	-	

ADC clock frequency  
 $\leq 80$  MHz,  
Sampling rate  
 $\leq 5.33$  Msps,  
 $V_{DDA} = V_{REF+} = 3$  V,  
 $T_A = 25$  °C



Table 61. ADC accuracy - limited test conditions 1<sup>(1)</sup>(2)(3) (continued)

Symbol	Parameter	Conditions <sup>(4)</sup>			Min	Typ	Max	Unit
THD	Total harmonic distortion	ADC clock frequency $\leq$ 80 MHz, Sampling rate $\leq$ 5.33 Msps, $V_{DDA} = V_{REF+} = 3$ V, $T_A = 25$ °C	Single ended	Fast channel (max speed)	-	-74	-73	dB
				Slow channel (max speed)	-	-74	-73	
			Differential	Fast channel (max speed)	-	-79	-76	
				Slow channel (max speed)	-	-79	-76	

1. Guaranteed by design.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enable when  $V_{DDA} < 2.4$  V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA} < 2.4$  V). It is disable when  $V_{DDA} \geq 2.4$  V. No oversampling.

Table 62. ADC accuracy - limited test conditions 2<sup>(1)(2)(3)</sup>

Sym- bol	Parameter	Conditions <sup>(4)</sup>			Min	Typ	Max	Unit
ET	Total unadjusted error	ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, 2 V ≤ V <sub>DDA</sub>	Single ended	Fast channel (max speed)	-	TBD	TBD	LSB
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
EO	Offset error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
EG	Gain error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
ED	Differential linearity error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
EL	Integral linearity error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
ENOB	Effective number of bits		Single ended	Fast channel (max speed)	TBD	TBD	-	bits
				Slow channel (max speed)	TBD	TBD	-	
			Differential	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	
SINAD	Signal-to-noise and distortion ratio		Single ended	Fast channel (max speed)	TBD	TBD	-	dB
				Slow channel (max speed)	TBD	TBD	-	
			Differential	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	
SNR	Signal-to-noise ratio		Single ended	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	
			Differential	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	

Table 62. ADC accuracy - limited test conditions 2<sup>(1)(2)(3)</sup>

Sym- bol	Parameter	Conditions <sup>(4)</sup>			Min	Typ	Max	Unit
THD	Total harmonic distortion	ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, 2 V ≤ V <sub>DDA</sub>	Single ended	Fast channel (max speed)	-	TBD	TBD	dB
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	

1. Guaranteed by design.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enable when V<sub>DDA</sub> < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when V<sub>DDA</sub> < 2.4 V). It is disable when V<sub>DDA</sub> ≥ 2.4 V. No oversampling.

Table 63. ADC accuracy - limited test conditions 3<sup>(1)(2)(3)</sup>

Sym- bol	Parameter	Conditions <sup>(4)</sup>			Min	Typ	Max	Unit
ET	Total unadjusted error	ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, 1.62 V ≤ V <sub>DDA</sub> = V <sub>REF+</sub> ≤ 3.6 V, Voltage scaling Range 1	Single ended	Fast channel (max speed)	-	TBD	TBD	LSB
				Slow channel (max speed)	-	TBD	TBD	
Differential	Fast channel (max speed)		-	TBD	TBD			
	Slow channel (max speed)		-	TBD	TBD			
EO	Offset error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
EG	Gain error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
ED	Differential linearity error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
EL	Integral linearity error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
ENOB	Effective number of bits		Single ended	Fast channel (max speed)	TBD	TBD	-	bits
				Slow channel (max speed)	TBD	TBD	-	
			Differential	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	
SINAD	Signal-to-noise and distortion ratio		Single ended	Fast channel (max speed)	TBD	TBD	-	dB
				Slow channel (max speed)	TBD	TBD	-	
			Differential	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	
SNR	Signal-to-noise ratio		Single ended	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	
			Differential	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	

Table 63. ADC accuracy - limited test conditions 3<sup>(1)</sup>(2)(3) (continued)

Sym- bol	Parameter	Conditions <sup>(4)</sup>			Min	Typ	Max	Unit
THD	Total harmonic distortion	ADC clock frequency $\leq 80$ MHz, Sampling rate $\leq 5.33$ Msps, $1.62\text{ V} \leq V_{\text{DDA}} = V_{\text{REF+}} \leq 3.6\text{ V}$ , Voltage scaling Range 1	Single ended	Fast channel (max speed)	-	TBD	TBD	dB
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	

1. Guaranteed by design.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enable when  $V_{\text{DDA}} < 2.4\text{ V}$  (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{\text{DDA}} < 2.4\text{ V}$ ). It is disable when  $V_{\text{DDA}} \geq 2.4\text{ V}$ . No oversampling.

Table 64. ADC accuracy - limited test conditions 4<sup>(1)(2)(3)</sup>

Sym- bol	Parameter	Conditions <sup>(4)</sup>			Min	Typ	Max	Unit
ET	Total unadjusted error	ADC clock frequency ≤ 26 MHz, 1.62 V ≤ V <sub>DDA</sub> = VREF+ ≤ 3.6 V, Voltage scaling Range 2	Single ended	Fast channel (max speed)	-	TBD	TBD	LSB
				Slow channel (max speed)	-	TBD	TBD	
Differential	Fast channel (max speed)		-	TBD	TBD			
	Slow channel (max speed)		-	TBD	TBD			
EO	Offset error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
Differential	Fast channel (max speed)		-	TBD	TBD			
	Slow channel (max speed)		-	TBD	TBD			
EG	Gain error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
ED	Differential linearity error	Single ended	Fast channel (max speed)	-	TBD	TBD		
			Slow channel (max speed)	-	TBD	TBD		
		Differential	Fast channel (max speed)	-	TBD	TBD		
			Slow channel (max speed)	-	TBD	TBD		
EL	Integral linearity error	Single ended	Fast channel (max speed)	-	TBD	TBD		
			Slow channel (max speed)	-	TBD	TBD		
		Differential	Fast channel (max speed)	-	TBD	TBD		
			Slow channel (max speed)	-	TBD	TBD		
ENOB	Effective number of bits	Single ended	Fast channel (max speed)	TBD	TBD	-	bits	
			Slow channel (max speed)	TBD	TBD	-		
		Differential	Fast channel (max speed)	TBD	TBD	-		
			Slow channel (max speed)	TBD	TBD	-		
SINAD	Signal-to-noise and distortion ratio	Single ended	Fast channel (max speed)	TBD	TBD	-	dB	
			Slow channel (max speed)	TBD	TBD	-		
		Differential	Fast channel (max speed)	TBD	TBD	-		
			Slow channel (max speed)	TBD	TBD	-		
SNR	Signal-to-noise ratio	Single ended	Fast channel (max speed)	TBD	TBD	-		
			Slow channel (max speed)	TBD	TBD	-		
		Differential	Fast channel (max speed)	TBD	TBD	-		
			Slow channel (max speed)	TBD	TBD	-		

Table 64. ADC accuracy - limited test conditions 4<sup>(1)</sup>(2)(3) (continued)

Sym- bol	Parameter	Conditions <sup>(4)</sup>			Min	Typ	Max	Unit
THD	Total harmonic distortion	ADC clock frequency $\leq$ 26 MHz, $1.62\text{ V} \leq V_{\text{DDA}} = V_{\text{REF+}} \leq 3.6\text{ V}$ , Voltage scaling Range 2	Single ended	Fast channel (max speed)	-	TBD	TBD	dB
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	

1. Guaranteed by design.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enable when  $V_{\text{DDA}} < 2.4\text{ V}$  (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{\text{DDA}} < 2.4\text{ V}$ ). It is disable when  $V_{\text{DDA}} \geq 2.4\text{ V}$ . No oversampling.

Figure 28. ADC accuracy characteristics





Figure 29. Typical connection diagram using the ADC



1. Refer to [Table 59: ADC characteristics](#) for the values of  $R_{AIN}$  and  $C_{ADC}$ .
2.  $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to [Table 52: I/O static characteristics](#) for the value of the pad capacitance). A high  $C_{parasitic}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.
3. Refer to [Table 52: I/O static characteristics](#) for the values of  $I_{kg}$ .

### General PCB design guidelines

Power supply decoupling should be performed as shown in [Figure 16: Power supply scheme](#). The decoupling capacitor on  $V_{DDA}$  should be ceramic (good quality) and it should be placed as close as possible to the chip.



## 5.3.19 Digital-to-Analog converter characteristics

Table 65. DAC 1MSPS characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{DDA}$	Analog supply voltage for DAC ON	DAC output buffer OFF, DAC_OUT pin not connected (internal connection only)		1.71	-	3.6	V
		Other modes		1.80	-		
$V_{REF+}$	Positive reference voltage	DAC output buffer OFF, DAC_OUT pin not connected (internal connection only)		1.71	-	$V_{DDA}$	
		Other modes		1.80	-		
$V_{REF-}$	Negative reference voltage	-		$V_{SSA}$			
$R_L$	Resistive load	DAC output buffer ON	connected to $V_{SSA}$	5	-	-	kΩ
			connected to $V_{DDA}$	25	-	-	
$R_O$	Output Impedance	DAC output buffer OFF		9.6	11.7	13.8	kΩ
$R_{BON}$	Output impedance sample and hold mode, output buffer ON	$V_{DD} = 2.7\text{ V}$		-	-	2	kΩ
		$V_{DD} = 2.0\text{ V}$		-	-	3.5	
$R_{BOFF}$	Output impedance sample and hold mode, output buffer OFF	$V_{DD} = 2.7\text{ V}$		-	-	16.5	kΩ
		$V_{DD} = 2.0\text{ V}$		-	-	18.0	
$C_L$	Capacitive load	DAC output buffer ON		-	-	50	pF
$C_{SH}$		Sample and hold mode		-	0.1	1	μF
$V_{DAC\_OUT}$	Voltage on DAC_OUT output	DAC output buffer ON		0.2	-	$V_{REF+} - 0.2$	V
		DAC output buffer OFF		0	-	$V_{REF+}$	
$t_{SETTLING}$	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches final value $\pm 0.5\text{LSB}$ , $\pm 1\text{LSB}$ , $\pm 2\text{LSB}$ , $\pm 4\text{LSB}$ , $\pm 8\text{LSB}$ )	Normal mode DAC output buffer ON CL $\leq 50\text{ pF}$ , RL $\geq 5\text{ k}\Omega$	$\pm 0.5\text{LSB}$	-	1.7	3	μs
			$\pm 1\text{LSB}$	-	1.6	2.9	
			$\pm 2\text{LSB}$	-	1.55	2.85	
			$\pm 4\text{LSB}$	-	1.48	2.8	
			$\pm 8\text{LSB}$	-	1.4	2.75	
		Normal mode DAC output buffer OFF, $\pm 1\text{LSB}$ , CL = $10\text{ pF}$		-	2	2.5	
$t_{WAKEUP}^{(2)}$	Wakeup time from off state (setting the ENx bit in the DAC Control register) until final value $\pm 1\text{LSB}$	Normal mode DAC output buffer ON CL $\leq 50\text{ pF}$ , RL $\geq 5\text{ k}\Omega$		-	4.2	7.5	μs
		Normal mode DAC output buffer OFF, CL $\leq 10\text{ pF}$		-	2	5	
PSRR	$V_{DDA}$ supply rejection ratio	Normal mode DAC output buffer ON CL $\leq 50\text{ pF}$ , RL = $5\text{ k}\Omega$ , DC		-	-80	-28	dB

Table 65. DAC 1MSPS characteristics<sup>(1)</sup> (continued)


Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$T_{W\_to\_W}$	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL ≥ 5 kΩ  CL ≤ 10 pF		1  1.4	-	-	μs
$t_{SAMP}$	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	DAC_OUT pin connected	DAC output buffer ON, C <sub>SH</sub> = 100 nF	-	0.7	3.5	ms
			DAC output buffer OFF, C <sub>SH</sub> = 100 nF	-	10.5	18	
		DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs
$I_{leak}$	Output leakage current	Sample and hold mode, DAC_OUT pin connected		-	-	_(3)	nA
$C_{int}$	Internal sample and hold capacitor	-		5.2	7	8.8	pF
$t_{TRIM}$	Middle code offset trim time	DAC output buffer ON		50	-	-	μs
$V_{offset}$	Middle code offset for 1 trim code step	$V_{REF+} = 3.6\text{ V}$		-	1500	-	μV
		$V_{REF+} = 1.8\text{ V}$		-	750	-	
$I_{DDA(DAC)}$	DAC consumption from V <sub>DDA</sub>	DAC output buffer ON	No load, middle code (0x800)	-	315	500	μA
			No load, worst code (0xF1C)	-	450	670	
		DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	
		Sample and hold mode, C <sub>SH</sub> = 100 nF		-	315 × Ton/(Ton + Toff) (4)	670 × Ton/(Ton + Toff) (4)	

Table 65. DAC 1MSPS characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$I_{DDV}(DAC)$	DAC consumption from $V_{REF+}$	DAC output buffer ON	No load, middle code (0x800)	-	185	240	$\mu A$
			No load, worst code (0xF1C)	-	340	400	
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205	
		Sample and hold mode, buffer ON, $C_{SH} = 100\text{ nF}$ , worst case		-	$185 \times T_{on}/(T_{on} + T_{off})$ (4)	$400 \times T_{on}/(T_{on} + T_{off})$ (4)	
		Sample and hold mode, buffer OFF, $C_{SH} = 100\text{ nF}$ , worst case		-	$155 \times T_{on}/(T_{on} + T_{off})$ (4)	$205 \times T_{on}/(T_{on} + T_{off})$ (4)	

1. Guaranteed by design.
2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
3. Refer to [Table 52: I/O static characteristics](#).
4.  $T_{on}$  is the Refresh phase duration.  $T_{off}$  is the Hold phase duration. Refer to RM0440 reference manual for more details.

Figure 30. 12-bit buffered / non-buffered DAC



1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

Table 66. DAC 1MSPS accuracy<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
DNL	Differential non linearity <sup>(2)</sup>	DAC output buffer ON	TBD	TBD	TBD	LSB
		DAC output buffer OFF	TBD	TBD	TBD	
-	monotonicity	10 bits	TBD	TBD	TBD	
INL	Integral non linearity <sup>(3)</sup>	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ	TBD	TBD	TBD	
		DAC output buffer OFF CL ≤ 50 pF, no RL	TBD	TBD	TBD	
Offset	Offset error at code 0x800 <sup>(3)</sup>	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ V <sub>REF+</sub> = 3.6 V	TBD	TBD	TBD	
		V <sub>REF+</sub> = 1.8 V	TBD	TBD	TBD	
		DAC output buffer OFF CL ≤ 50 pF, no RL	TBD	TBD	TBD	
Offset1	Offset error at code 0x001 <sup>(4)</sup>	DAC output buffer OFF CL ≤ 50 pF, no RL	TBD	TBD	TBD	
OffsetCal	Offset Error at code 0x800 after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ V <sub>REF+</sub> = 3.6 V	TBD	TBD	TBD	
		V <sub>REF+</sub> = 1.8 V	TBD	TBD	TBD	
Gain	Gain error <sup>(5)</sup>	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ	TBD	TBD	TBD	%
		DAC output buffer OFF CL ≤ 50 pF, no RL	TBD	TBD	TBD	
TUE	Total unadjusted error	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ	TBD	TBD	TBD	LSB
		DAC output buffer OFF CL ≤ 50 pF, no RL	TBD	TBD	TBD	
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ	TBD	TBD	TBD	LSB
SNR	Signal-to-noise ratio	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ 1 kHz, BW 500 kHz	TBD	TBD	TBD	dB
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz	TBD	TBD	TBD	
THD	Total harmonic distortion	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz	TBD	TBD	TBD	dB
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	TBD	TBD	TBD	

Table 66. DAC 1MSPS accuracy<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
SINAD	Signal-to-noise and distortion ratio	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz	TBD	TBD	TBD	dB
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	TBD	TBD	TBD	
ENOB	Effective number of bits	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz	TBD	TBD	TBD	bits
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	TBD	TBD	TBD	

1. Guaranteed by design.
2. Difference between two consecutive codes - 1 LSB.
3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
4. Difference between the value measured at Code (0x001) and the ideal value.
5. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFFF when buffer is OFF, and from code giving 0.2 V and (V<sub>REF+</sub> - 0.2) V when buffer is ON.

Table 67. DAC 15MSPS characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DDA</sub>	Analog supply voltage for DAC ON	-	1.71	-	3.6	V
V <sub>REF+</sub>	Positive reference voltage	-	1.71	-	V <sub>DDA</sub>	
V <sub>REF-</sub>	Negative reference voltage	-	V <sub>SSA</sub>			
R <sub>O</sub>	Output Impedance	-	TBD	TBD	TBD	kΩ
R <sub>BOFF</sub>	Output impedance sample and hold mode	V <sub>DD</sub> = 2.7 V	-	-	TBD	kΩ
		V <sub>DD</sub> = 2.0 V	-	-	TBD	
C <sub>L</sub>	Capacitive load	Sample and hold mode	-	TBD	TBD	μF
C <sub>SH</sub>						
V <sub>DAC_OUT</sub>	Voltage on DAC_OUT output	-	0	-	V <sub>REF+</sub>	V
t <sub>SETTLING</sub>	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±0.5LSB, ±1 LSB, ±2 LSB, ±4 LSB, ±8 LSB)	Normal mode ±1LSB, CL = 10 pF	TBD	TBD	TBD	TBD
t <sub>WAKEUP</sub> <sup>(2)</sup>	Wakeup time from off state (setting the ENx bit in the DAC Control register) until final value ±1 LSB	Normal mode CL ≤ 10 pF	TBD	TBD	TBD	TBD
PSRR	V <sub>DDA</sub> supply rejection ratio	Normal mode CL ≤ 50 pF, RL = 5 kΩ, DC	-	TBD	TBD	dB

Table 67. DAC 15MSPS characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{W\_to\_W}$	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	$CL \leq 50 \text{ pF}$ , $RL \geq 5 \text{ k}\Omega$  $CL \leq 10 \text{ pF}$	TBD  TBD	-	-	$\mu\text{s}$
$t_{\text{SAMP}}$	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value $\pm 1\text{LSB}$ )	-	-	TBD	TBD	$\mu\text{s}$
$C_{\text{int}}$	Internal sample and hold capacitor	-	TBD	TBD	TBD	pF
$t_{\text{TRIM}}$	Middle code offset trim time	-	TBD	-	-	$\mu\text{s}$
$V_{\text{offset}}$	Middle code offset for 1 trim code step	$V_{\text{REF+}} = 3.6 \text{ V}$	-	TBD	-	$\mu\text{V}$
		$V_{\text{REF+}} = 1.8 \text{ V}$	-	TBD	-	
$I_{\text{DDA}}(\text{DAC})$	DAC consumption from $V_{\text{DDA}}$	No load, middle code (0x800)	-	-	TBD	$\mu\text{A}$
		Sample and hold mode, $C_{\text{SH}} = 100 \text{ nF}$	-	TBD	TBD	
$I_{\text{DDV}}(\text{DAC})$	DAC consumption from $V_{\text{REF+}}$	No load, middle code (0x800)	-	TBD	TBD	
		Sample and hold mode, $C_{\text{SH}} = 100 \text{ nF}$ , worst case	-	TBD	TBD	

1. Guaranteed by design.

2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

Table 68. DAC 15MSPS accuracy<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
DNL	Differential non linearity <sup>(2)</sup>	-		TBD	TBD	TBD	LSB
-	monotonicity	10 bits		TBD	TBD	TBD	
INL	Integral non linearity <sup>(3)</sup>	CL ≤ 50 pF, no RL		TBD	TBD	TBD	
Offset	Offset error at code 0x800 <sup>(3)</sup>	CL ≤ 50 pF, no RL		TBD	TBD	TBD	
Offset1	Offset error at code 0x001 <sup>(4)</sup>	CL ≤ 50 pF, no RL		TBD	TBD	TBD	
OffsetCal	Offset Error at code 0x800 after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ	V <sub>REF+</sub> = 3.6 V	TBD	TBD	TBD	
			V <sub>REF+</sub> = 1.8 V	TBD	TBD	TBD	
Gain	Gain error <sup>(5)</sup>	CL ≤ 50 pF, no RL		TBD	TBD	TBD	%
TUE	Total unadjusted error	CL ≤ 50 pF, no RL		TBD	TBD	TBD	LSB
TUECal	Total unadjusted error after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ		TBD	TBD	TBD	LSB
SNR	Signal-to-noise ratio	CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		TBD	TBD	TBD	dB
THD	Total harmonic distortion	CL ≤ 50 pF, no RL, 1 kHz					dB
				TBD	TBD	TBD	
SINAD	Signal-to-noise and distortion ratio	CL ≤ 50 pF, no RL, 1 kHz		TBD	TBD	TBD	dB
ENOB	Effective number of bits	CL ≤ 50 pF, no RL, 1 kHz		TBD	TBD	TBD	bits

1. Guaranteed by design.

2. Difference between two consecutive codes - 1 LSB.

3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.

4. Difference between the value measured at Code (0x001) and the ideal value.

5. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFFF.

## 5.3.20 Voltage reference buffer characteristics

Table 69. VREFBUF characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{DDA}$	Analog supply voltage	Normal mode	$V_{RS} = 00$	TBD	TBD	TBD	V
			$V_{RS} = 01$	TBD	TBD	TBD	
			$V_{RS} = 10$	TBD	TBD	TBD	
		Degraded mode <sup>(2)</sup>	$V_{RS} = 00$	TBD	TBD	TBD	
			$V_{RS} = 01$	TBD	TBD	TBD	
			$V_{RS} = 10$	TBD	TBD	TBD	
$V_{REFBUF\_OUT}$	Voltage reference output	Normal mode	$V_{RS} = 00$	TBD	TBD	TBD	V
			$V_{RS} = 01$	TBD	TBD	TBD	
			$V_{RS} = 10$	TBD	TBD	TBD	
		Degraded mode <sup>(2)</sup>	$V_{RS} = 00$	TBD	TBD	TBD	
			$V_{RS} = 01$	TBD	TBD	TBD	
			$V_{RS} = 10$	TBD	TBD	TBD	
$V_{REFOUT\_TEMP}$	Voltage reference output spread over the temperature range	$V_{DDA} = 3V$		-	-	TBD	mV
$\Delta V_{REFOUT\_VDD}$	Voltage reference output spread over the main supply VDD range	$V_{DDA} = 3V$		-	-	TBD	mV
TRIM	Trim step resolution	-	-	TBD	TBD	TBD	%
CL	Load capacitor	-	-	TBD	TBD	TBD	$\mu F$
esr	Equivalent Serial Resistor of Cload	-	-	TBD	TBD	TBD	$\Omega$
$I_{load}$	Static load current	-	-	TBD	TBD	TBD	mA
$I_{line\_reg}$	Line regulation	$2.8 V \leq V_{DDA} \leq 3.6 V$	$I_{load} = 500 \mu A$	TBD	TBD	TBD	ppm/V
			$I_{load} = 4 mA$	TBD	TBD	TBD	
$I_{load\_reg}$	Load regulation	$500 \mu A \leq I_{load} \leq 4 mA$	Normal mode	TBD	TBD	TBD	ppm/mA
$T_{Coeff}$	Temperature coefficient	$-40^\circ C < T_J < +125^\circ C$		TBD	TBD	TBD	ppm/ $^\circ C$
		$0^\circ C < T_J < +50^\circ C$		TBD	TBD	TBD	
$A_{Coeff}$	Long-term stability	1000 hours, $T = 25^\circ C$		-	-	TBD	ppm
PSRR	Power supply rejection	DC		TBD	TBD	TBD	dB
		100 kHz		TBD	TBD	TBD	



Table 69. VREFBUF characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$t_{\text{START}}$	Start-up time	CL = 0.5 $\mu\text{F}^{(3)}$		TBD	TBD	TBD	$\mu\text{s}$
		CL = 1.1 $\mu\text{F}^{(3)}$		TBD	TBD	TBD	
		CL = 1.5 $\mu\text{F}^{(3)}$		TBD	TBD	TBD	
$I_{\text{INRUSH}}$	Control of maximum DC current drive on VREFBUF_ OUT during start-up phase <sup>(4)</sup>	-	-	TBD	TBD	TBD	mA
$I_{\text{DDA}}(\text{VREFBUF})$	VREFBUF consumption from V <sub>DDA</sub>	$I_{\text{load}} = 0 \mu\text{A}$		TBD	TBD	TBD	$\mu\text{A}$
		$I_{\text{load}} = 500 \mu\text{A}$		TBD	TBD	TBD	
		$I_{\text{load}} = 4 \text{ mA}$		TBD	TBD	TBD	
$I_{\text{VDD}}$	VREFBUF consumption from V <sub>DD</sub>	$I_{\text{load}} = 0 \mu\text{A}$		TBD	TBD	TBD	$\mu\text{A}$
		$I_{\text{load}} = 500 \mu\text{A}$		TBD	TBD	TBD	
		$I_{\text{load}} = 4 \text{ mA}$		TBD	TBD	TBD	

1. Guaranteed by design, unless otherwise specified.
2. In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which will follow (V<sub>DDA</sub> - drop voltage).
3. The capacitive load must include a 100 nF capacitor in order to cut-off the high frequency noise.
4. To correctly control the VREFBUF inrush current during start-up phase and scaling change, the V<sub>DDA</sub> voltage should be in the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for V<sub>RS</sub> = 0 and V<sub>RS</sub> = 1.

## 5.3.21 Comparator characteristics

Table 70. COMP characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDA}$	Analog supply voltage	-	TBD	TBD	TBD	V
$V_{IN}$	Comparator input voltage range	-	TBD	TBD	TBD	
$V_{BG}^{(2)}$	Scaler input voltage	-	TBD	TBD	TBD	
$V_{SC}$	Scaler offset voltage	-	TBD	TBD	TBD	mV
$I_{DDA}(SCALER)$	Scaler static consumption from $V_{DDA}$	BRG_EN=0 (bridge disable)	TBD	TBD	TBD	nA
		BRG_EN=1 (bridge enable)	TBD	TBD	TBD	μA
$t_{START\_SCALER}$	Scaler startup time	-	TBD	TBD	TBD	μs
$t_{START}$	Comparator startup time to reach propagation delay specification	$V_{DDA} \geq 2.7\text{ V}$	TBD	TBD	TBD	μs
		$V_{DDA} < 2.7\text{ V}$	TBD	TBD	TBD	
$t_D^{(3)}$	Propagation delay for 200 mV step with 100 mV overdrive	$V_{DDA} \geq 2.7\text{ V}$ (DEGLITCH = 0)	TBD	TBD	TBD	ns
		$V_{DDA} \geq 2.7\text{ V}$ (DEGLITCH = 1)	TBD	TBD	TBD	ns
		$V_{DDA} < 2.7\text{ V}$	TBD	TBD	TBD	
$V_{offset}$	Comparator offset error	Full common mode range	TBD	TBD	TBD	mV
$V_{hys}$	Comparator hysteresis	HYST[2:0] = 0	TBD	TBD	TBD	mV
		HYST[2:0] = 1	TBD	TBD	TBD	
		HYST[2:0] = 2	TBD	TBD	TBD	
		HYST[2:0] = 3	TBD	TBD	TBD	
		HYST[2:0] = 4	TBD	TBD	TBD	
		HYST[2:0] = 5	TBD	TBD	TBD	
		HYST[2:0] = 6	TBD	TBD	TBD	
$I_{DDA}(COMP)$	Comparator consumption from $V_{DDA}$	Static	TBD	TBD	TBD	μA
		With 50 kHz ±100 mV overdrive square signal	TBD	TBD	TBD	
$I_{bias}$	Comparator input bias current	-	TBD	TBD	TBD <sup>(4)</sup>	nA

1. Guaranteed by design, unless otherwise specified.

2. Refer to [Table 19: Embedded internal voltage reference](#).

3. Guaranteed by characterization results.

4. Mostly I/O leakage when used in analog mode. Refer to  $I_{lkg}$  parameter in [Table 52: I/O static characteristics](#).

## 5.3.22 Operational amplifiers characteristics

Table 71. OPAMP characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V <sub>DDA</sub>	Analog supply voltage	-		TBD	TBD	TBD	V
CMIR	Common mode input range	-		TBD	TBD	TBD	V
V <sub>I</sub> OFFSET	Input offset voltage	25 °C, No Load on output.		TBD	TBD	TBD	mV
		All voltage/Temp.		TBD	TBD	TBD	
ΔV <sub>I</sub> OFFSET	Input offset voltage drift	Normal mode		TBD	TBD	TBD	μV/°C
		High-speed mode		TBD	TBD	TBD	
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1 × V <sub>DDA</sub> )	-		TBD	TBD	TBD	mV
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9 × V <sub>DDA</sub> )	-		TBD	TBD	TBD	
I <sub>LOAD</sub>	Drive current	Normal mode	V <sub>DDA</sub> ≥ 2 V	TBD	TBD	TBD	μA
		High-speed mode		TBD	TBD	TBD	
I <sub>LOAD_PGA</sub>	Drive current in PGA mode	Normal mode	V <sub>DDA</sub> ≥ 2 V	TBD	TBD	TBD	
		High-speed mode		TBD	TBD	TBD	
R <sub>LOAD</sub>	Resistive load (connected to VSSA or to VDDA)	Normal mode	V <sub>DDA</sub> < 2 V	TBD	TBD	TBD	kΩ
		High-speed mode		TBD	TBD	TBD	
R <sub>LOAD_PGA</sub>	Resistive load in PGA mode (connected to VSSA or to VDDA)	Normal mode	V <sub>DDA</sub> < 2 V	TBD	TBD	TBD	
		High-speed mode		TBD	TBD	TBD	
C <sub>LOAD</sub>	Capacitive load	-		TBD	TBD	TBD	pF
CMRR	Common mode rejection ratio	Normal mode		TBD	TBD	TBD	dB
		High-speed mode		TBD	TBD	TBD	
PSRR	Power supply rejection ratio	Normal mode	C <sub>LOAD</sub> ≤ 50 pf, R <sub>LOAD</sub> ≥ 4 kΩ DC	TBD	TBD	TBD	dB
		High-speed mode	C <sub>LOAD</sub> ≤ 50 pf, R <sub>LOAD</sub> ≥ 20 kΩ DC	TBD	TBD	TBD	

Table 71. OPAMP characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
GBW	Gain Bandwidth Product	Normal mode	$V_{DDA} \geq 2.4 \text{ V}$ (OPA_RANGE = 1)	TBD	TBD	TBD	kHz
		High-speed mode		TBD	TBD	TBD	
		Normal mode	$V_{DDA} < 2.4 \text{ V}$ (OPA_RANGE = 0)	TBD	TBD	TBD	
		High-speed mode		TBD	TBD	TBD	
SR <sup>(2)</sup>	Slew rate (from 10 and 90% of output voltage)	Normal mode	$V_{DDA} \geq 2.4 \text{ V}$	TBD	TBD	TBD	V/ms
		High-speed mode		TBD	TBD	TBD	
		Normal mode	$V_{DDA} < 2.4 \text{ V}$	TBD	TBD	TBD	
		High-speed mode		TBD	TBD	TBD	
AO	Open loop gain	Normal mode		TBD	TBD	TBD	dB
		High-speed mode		TBD	TBD	TBD	
V <sub>OHSAT</sub> <sup>(2)</sup>	High saturation voltage	Normal mode	I <sub>load</sub> = max or R <sub>load</sub> = min Input at V <sub>DDA</sub> .	TBD	TBD	TBD	mV
		High-speed mode		TBD	TBD	TBD	
V <sub>OLSAT</sub> <sup>(2)</sup>	Low saturation voltage	Normal mode	I <sub>load</sub> = max or R <sub>load</sub> = min Input at 0.	TBD	TBD	TBD	mV
		High-speed mode		TBD	TBD	TBD	
φ <sub>m</sub>	Phase margin	Normal mode		TBD	TBD	TBD	°
		High-speed mode		TBD	TBD	TBD	
GM	Gain margin	Normal mode		TBD	TBD	TBD	dB
		High-speed mode		TBD	TBD	TBD	
t <sub>WAKEUP</sub>	Wake up time from OFF state.	Normal mode	C <sub>LOAD</sub> ≤ 50 pf, R <sub>LOAD</sub> ≥ 4 kΩ follower configuration	TBD	TBD	TBD	μs
		High-speed mode	C <sub>LOAD</sub> ≤ 50 pf, R <sub>LOAD</sub> ≥ 20 kΩ follower configuration	TBD	TBD	TBD	
I <sub>bias</sub>	OPAMP input bias current	-		TBD	TBD	TBD	nA

Table 71. OPAMP characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PGA gain <sup>(2)</sup>	Non inverting gain value	-	-	2	-	-
			-	4	-	
			-	8	-	
			-	16	-	
			-	32	-	
			-	64	-	
	Inverting gain value	-	-	-1	-	-
			-	-3	-	
			-	-7	-	
			-	-15	-	
			-	-31	-	
			-	-63	-	
R <sub>network</sub>	R2/R1 internal resistance values in PGA mode <sup>(3)</sup>	PGA Gain = 2	TBD	TBD	TBD	kΩ/kΩ
		PGA Gain = 4	TBD	TBD	TBD	
		PGA Gain = 8	TBD	TBD	TBD	
		PGA Gain = 16	TBD	TBD	TBD	
		PGA Gain = 32	TBD	TBD	TBD	
		PGA Gain = 64	TBD	TBD	TBD	
		PGA Gain = -1	TBD	TBD	TBD	
		PGA Gain = -3	TBD	TBD	TBD	
		PGA Gain = -7	TBD	TBD	TBD	
		PGA Gain = -15	TBD	TBD	TBD	
		PGA Gain = -31	TBD	TBD	TBD	
		PGA Gain = -63	TBD	TBD	TBD	
Delta R	Resistance variation (R1 or R2)	-	TBD	TBD	TBD	%
PGA gain error	PGA gain error	-	TBD	TBD	TBD	%

Table 71. OPAMP characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
PGA BW	PGA bandwidth for different non inverting gain	Gain = 2	-	TBD	TBD	TBD	MHz
		Gain = 4	-	TBD	TBD	TBD	
		Gain = 8	-	TBD	TBD	TBD	
		Gain = 16	-	TBD	TBD	TBD	
		Gain = 32	-	TBD	TBD	TBD	
		Gain = 64	-	TBD	TBD	TBD	
	PGA bandwidth for different inverting gain	Gain = -1	-	TBD	TBD	TBD	MHz
		Gain = -3	-	TBD	TBD	TBD	
		Gain = -7	-	TBD	TBD	TBD	
		Gain = -15	-	TBD	TBD	TBD	
		Gain = -31	-	TBD	TBD	TBD	
		Gain = -63	-	TBD	TBD	TBD	
eN	Voltage noise density	Normal mode	at 1 kHz, Output loaded with 4 k $\Omega$	TBD	TBD	TBD	nV/ $\sqrt{\text{Hz}}$
		High-speed mode	at 1 kHz, Output loaded with 20 k $\Omega$	TBD	TBD	TBD	
		Normal mode	at 10 kHz, Output loaded with 4 k $\Omega$	TBD	TBD	TBD	
		High-speed mode	at 10 kHz, Output loaded with 20 k $\Omega$	TBD	TBD	TBD	
$I_{\text{DDA(OPAMP)}}^{(2)}$	OPAMP consumption from VDDA	Normal mode	no Load, quiescent mode	TBD	TBD	TBD	$\mu\text{A}$
		High-speed mode		TBD	TBD	TBD	

1. Guaranteed by design, unless otherwise specified.

2. Guaranteed by characterization results.

3. R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =  $1 + R2/R1$

### 5.3.23 Temperature sensor characteristics

Table 72. TS characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	$V_{TS}$ linearity with temperature	TBD	TBD	TBD	°C
Avg_Slope <sup>(2)</sup>	Average slope	TBD	TBD	TBD	mV/°C
$V_{30}$	Voltage at 30°C ( $\pm 5$ °C) <sup>(3)</sup>	TBD	TBD	TBD	V
$t_{START}^{(1)}$ (TS_BUF) <sup>(1)</sup>	Sensor Buffer Start-up time in continuous mode <sup>(4)</sup>	TBD	TBD	TBD	μs
$t_{START}^{(1)}$	Start-up time when entering in continuous mode <sup>(4)</sup>	TBD	TBD	TBD	μs
$t_{S\_temp}^{(1)}$	ADC sampling time when reading the temperature	TBD	TBD	TBD	μs
$I_{DD}(TS)^{(1)}$	Temperature sensor consumption from $V_{DD}$ , when selected by ADC	TBD	TBD	TBD	μA

1. Guaranteed by design.
2. Guaranteed by characterization results.
3. Measured at  $V_{DDA} = 3.0\text{ V} \pm 10\text{ mV}$ . The  $V_{30}$  ADC conversion result is stored in the TS\_CAL1 byte. Refer to [Table 4: Temperature sensor calibration values](#).
4. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

### 5.3.24 $V_{BAT}$ monitoring characteristics

Table 73.  $V_{BAT}$  monitoring characteristics

Symbol	Parameter	Min	Typ	Max	Unit
R	Resistor bridge for $V_{BAT}$	TBD	TBD	TBD	kΩ
Q	Ratio on $V_{BAT}$ measurement	TBD	3	TBD	-
$Er^{(1)}$	Error on Q	TBD	TBD	TBD	%
$t_{S\_vbat}^{(1)}$	ADC sampling time when reading the $V_{BAT}$	TBD	TBD	TBD	μs

1. Guaranteed by design.

Table 74.  $V_{BAT}$  charging characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{BC}$	Battery charging resistor	VBRS = 0	TBD	5	TBD	kΩ
		VBRS = 1	TBD	1.5	TBD	

### 5.3.25 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to [Section 5.3.14: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

**Table 75. TIMx<sup>(1)</sup> characteristics**

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time	-	1	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 170\text{ MHz}$	6.66	-	ns
$f_{EXT}$	Timer external clock frequency on CH1 to CH4	-	0	$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK} = 170\text{ MHz}$	0	75	MHz
$Res_{TIM}$	Timer resolution	TIMx (except TIM2 and TIM5)	-	16	bit
		TIM2 and TIM5	-	32	
$t_{COUNTER}$	16-bit counter clock period	-	1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 170\text{ MHz}$	0.00666	436.9	$\mu\text{s}$
$t_{MAX\_COUNT}$	Maximum possible count with 32-bit counter	-	-	$65536 \times 65536$	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 170\text{ MHz}$	-	28.63	s
$f_{ENC}$	Encoder frequency on TI1 and TI2 input pins	-	0	$f_{TIMxCLK}/4$	MHz
		$f_{TIMxCLK} = 170\text{ MHz}$	0	37.5	MHz
$t_{W(INDEX)}$	Index pulsewidth on ETR input	-	2	-	Tck
$t_{W(TI1, TI2)}$	Min pulsewidth on TI1 and TI2 inputs in all encoder modes except directional clock x1	-	2	-	Tck
	Min pulsewidth on TI1 and TI2 inputs in directional clock x1	-	3	-	Tck

1. TIMx is used as a general term in which x stands for 1,2,3,4,6,7,8,15,16, or 17.



Table 76. IWDG min/max timeout period at 32 kHz (LSI)<sup>(1)</sup>

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFFF	Unit
/4	0	0.125	512	ms
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

1. The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 77. WWDG min/max timeout value at 170 MHz (PCLK)

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0241	1.542	ms
2	1	0.0482	3.084	
4	2	0.0964	6.168	
8	3	0.1928	12.336	

### 5.3.26 Communication interfaces characteristics

#### I<sup>2</sup>C interface characteristics

The I2C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0440 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but is still present. Only FT\_f I/O pins support Fm+ low level output current maximum requirement. Refer to [Section 5.3.14: I/O port characteristics](#) for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to [Table 78](#) below for the analog filter characteristics:

Table 78. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_{AF}$	Maximum pulse width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	260 <sup>(3)</sup>	ns

1. Guaranteed by design.
2. Spikes with widths below  $t_{AF(min)}$  are filtered.
3. Spikes with widths above  $t_{AF(max)}$  are not filtered

### SPI characteristics

Unless otherwise specified, the parameters given in [Table 79](#) for SPI are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and supply voltage conditions summarized in [Table 16: General operating conditions](#).

- Output speed is set to  $OSPEEDRy[1:0] = 11$
- Capacitive load  $C = 30$  pF
- Measurement points are done at CMOS levels:  $0.5 \times V_{DD}$

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 79. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max <sup>(2)</sup>	Unit
$f_{SCK}$ $1/t_{c(SCK)}$	SPI clock frequency	Master mode $2.7\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1	TBD	TBD	TBD	MHz
		Master mode $1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1	TBD	TBD	TBD	
		Master transmitter mode $1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1	TBD	TBD	TBD	
		Slave receiver mode $1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1	TBD	TBD	TBD	
		Slave mode transmitter/full duplex $2.7\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1	TBD	TBD	TBD	
		Slave mode transmitter/full duplex $1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1	TBD	TBD	TBD	
		$1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V2	TBD	TBD	TBD	
$t_{su(NSS)}$	NSS setup time	Slave mode, SPI prescaler = 2	TBD	TBD	TBD	ns
$t_h(NSS)$	NSS hold time	Slave mode, SPI prescaler = 2	TBD	TBD	TBD	ns

Table 79. SPI characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Typ	Max <sup>(2)</sup>	Unit
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode	TBD	TBD	TBD	ns
$t_{su(MI)}$	Data input setup time	Master mode	TBD	TBD	TBD	ns
$t_{su(SI)}$		Slave mode	TBD	TBD	TBD	
$t_{h(MI)}$	Data input hold time	Master mode	TBD	TBD	TBD	ns
$t_{h(SI)}$		Slave mode	TBD	TBD	TBD	
$t_{a(SO)}$	Data output access time	Slave mode	TBD	TBD	TBD	ns
$t_{dis(SO)}$	Data output disable time	Slave mode	TBD	TBD	TBD	ns
$t_{v(SO)}$	Data output valid time	Slave mode 2.7 V < $V_{DD}$ < 3.6 V Voltage Range V1	TBD	TBD	TBD	ns
		Slave mode 1.71 V < $V_{DD}$ < 3.6 V Voltage Range V1	TBD	TBD	TBD	
		Slave mode 1.71 V < $V_{DD}$ < 3.6 V Voltage Range V2	TBD	TBD	TBD	
$t_{v(MO)}$	Data output hold time	Master mode	TBD	TBD	TBD	
$t_{h(SO)}$		Slave mode 1.71 V < $V_{DD}$ < 3.6 V	TBD	TBD	TBD	
$t_{h(MO)}$		Master mode	TBD	TBD	TBD	

1. Guaranteed by characterization results.

2. The maximum frequency in Slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high-phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty(SCK) = 50%.

Figure 31. SPI timing diagram - slave mode and CPHA = 0






Figure 32. SPI timing diagram - slave mode and CPHA = 1



1. Measurement points are done at CMOS levels: 0.3  $V_{DD}$  and 0.7  $V_{DD}$ .

Figure 33. SPI timing diagram - master mode



1. Measurement points are done at CMOS levels: 0.3  $V_{DD}$  and 0.7  $V_{DD}$ .

### SAI characteristics

Unless otherwise specified, the parameters given in [Table 80](#) for SAI are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 16: General operating conditions](#), with the following configuration:

- Output speed is set to  $OSPEEDRy[1:0] = 10$
- Capacitive load  $C = 30$  pF
- Measurement points are done at CMOS levels:  $0.5 \times V_{DD}$

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CK,SD,FS).

Table 80. SAI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{MCLK}$	SAI Main clock output	-	TBD	TBD	MHz
$f_{CK}$	SAI clock frequency <sup>(2)</sup>	Master transmitter $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ Voltage Range 1	TBD	TBD	MHz
		Master transmitter $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ Voltage Range 1	TBD	TBD	
		Master receiver Voltage Range 1	TBD	TBD	
		Slave transmitter $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ Voltage Range 1	TBD	TBD	
		Slave transmitter $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ Voltage Range 1	TBD	TBD	
		Slave receiver Voltage Range 1	TBD	TBD	
		Voltage Range 2	TBD	TBD	
$t_{V(FS)}$	FS valid time	Master mode $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	TBD	TBD	ns
		Master mode $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	TBD	TBD	
$t_{h(FS)}$	FS hold time	Master mode	TBD	TBD	ns
$t_{su(FS)}$	FS setup time	Slave mode	TBD	TBD	ns
$t_{h(FS)}$	FS hold time	Slave mode	TBD	TBD	ns
$t_{su(SD\_A\_MR)}$	Data input setup time	Master receiver	TBD	TBD	ns
$t_{su(SD\_B\_SR)}$		Slave receiver	TBD	TBD	
$t_{h(SD\_A\_MR)}$	Data input hold time	Master receiver	TBD	TBD	ns
$t_{h(SD\_B\_SR)}$		Slave receiver	TBD	TBD	
$t_{V(SD\_B\_ST)}$	Data output valid time	Slave transmitter (after enable edge) $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	TBD	TBD	ns
		Slave transmitter (after enable edge) $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	TBD	TBD	
$t_{h(SD\_B\_ST)}$	Data output hold time	Slave transmitter (after enable edge)	TBD	TBD	ns
$t_{V(SD\_A\_MT)}$	Data output valid time	Master transmitter (after enable edge) $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	TBD	TBD	ns
		Master transmitter (after enable edge) $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	TBD	TBD	
$t_{h(SD\_A\_MT)}$	Data output hold time	Master transmitter (after enable edge)	TBD	TBD	ns

1. Guaranteed by characterization results.

2. APB clock frequency must be at least twice SAI clock frequency.

Figure 34. SAI master timing waveforms





Figure 35. SAI slave timing waveforms



## CAN (controller area network) interface

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (FDCANx\_TX and FDCANx\_RX).

## USB characteristics

The device USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Table 81. USB electrical characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DD}$	USB transceiver operating voltage		3.0 <sup>(2)</sup>	-	3.6	V
$t_{Crystal\_less}$	USB crystal less operation temperature		-15	-	85	°C

Table 81. USB electrical characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R <sub>PUI</sub>	Embedded USB_DP pull-up value during idle		900	1250	1500	Ω
R <sub>PUR</sub>	Embedded USB_PD pull-up value during reception		1400	2300	3200	
Z <sub>sDRV</sub> <sup>(3)</sup>	Output driver impedance <sup>(4)</sup>	Driving high and low	28	36	44	Ω

1. TA = -40 to 125 °C unless otherwise specified.
2. The device USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics, which are degraded in the 2.7-to-3.0 V voltage range.
3. Guarantee by design..
4. No external termination series resistors are required on USB\_PD (D+) and USB\_DM (D-); the matching impedance is already included in the embedded driver.

### 5.3.27 UCPD characteristics

UCPD1 controller complies with USB Type-C Rev.1.2 and USB Power Delivery Rev. 3.0 specifications.

Table 82. UCPD characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DD</sub>	UCPD operating supply voltage	Sink mode only	TBD	TBD	TBD	V
		Sink and source mode	TBD	TBD	TBD	V



## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.


### 6.1 UFQFPN32 package information

TBD

ST Restricted  
DRAFT

## 6.2 LQFP32 package information

Figure 36. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline




1. Drawing is not to scale.

Table 83. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
c	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
e	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to 4 decimal digits.


**Figure 37. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint**



1. Dimensions are expressed in millimeters.

## 6.3 UFQFPN48 package information

Figure 38. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline




1. Drawing is not to scale.
2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.



## 6.4 LQFP48 package information

Figure 40. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.


Table 85. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package  
mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.



Figure 41. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint




1. Dimensions are expressed in millimeters.

## 6.5 WLCSP49 package information

TBD

## 6.6 LQFP64 package information

Figure 42. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline



1. Drawing is not to scale.

Table 86. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data


Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-

Table 86. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
E3	-	7.500	-	-	0.2953	-
e	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.


Figure 43. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

## 6.7 LQFP80 package information

Figure 44. LQFP - 80 pins, 12 x 12 mm low-profile quad flat package outline



1. Drawing is not to scale.
2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 87. LQFP - 80 pins, 12 x 12 mm low-profile quad flat package mechanical data


Dim.	mm			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079

Table 87. LQFP - 80 pins, 12 x 12 mm low-profile quad flat package mechanical data (continued)

Dim.	mm			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
D	-	14.000	-	-	0.5512	-
D1	-	12.000	-	-	0.4724	-
D2	-	9.500	-	-	0.3740	-
E	-	14.000	-	-	0.5512	-
E1	-	12.000	-	-	0.4724	-
E3	-	9.500	-	-	0.3740	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031
k	0.0°	-	7.0°	0.0°	-	7.0°

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 45. LQFP - 80 pins, 12 x 12 mm low-profile quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

## 6.8 UFBGA64 package information

Figure 46. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package outline




Table 88. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package mechanical data


Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	0.080	0.130	0.180	0.0031	0.0051	0.0071
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.170	0.280	0.330	0.0067	0.0110	0.0130
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	3.450	3.500	3.550	0.1358	0.1378	0.1398
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	3.450	3.500	3.550	0.1358	0.1378	0.1398
e	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315

Table 88. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	0.460	0.530	0.600	0.0181	0.0209	0.0236
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 47. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package recommended footprint




A019\_FP\_V2

Table 89. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm

## 6.9 LQFP100 package information

Figure 48. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline



1. Drawing is not to scale.

Table 90. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378





## 6.10 Thermal characteristics

The maximum chip-junction temperature,  $T_J \text{ max}$ , in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- $T_A \text{ max}$  is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D \text{ max}$  is the sum of  $P_{INT} \text{ max}$  and  $P_{I/O} \text{ max}$  ( $P_D \text{ max} = P_{INT} \text{ max} + P_{I/O} \text{ max}$ ),
- $P_{INT} \text{ max}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.

$P_{I/O} \text{ max}$  represents the maximum power dissipation on output pins where:

$$P_{I/O} \text{ max} = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DDIOx} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL} / I_{OL}$  and  $V_{OH} / I_{OH}$  of the I/Os at low and high level in the application.

**Table 91. Package thermal characteristics**

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm	TBD	°C/W
	Thermal resistance junction-ambient LQFP80 - 12 × 12 mm	TBD	
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm	TBD	
	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	TBD	
	Thermal resistance junction-ambient LQFP32 - 7 × 7 mm	TBD	
	Thermal resistance junction-ambient UFBGA64 - 5 × 5 mm	TBD	
	Thermal resistance junction-ambient UFQFPN48 - 7 × 7 mm	TBD	
	Thermal resistance junction-ambient UFQFPN32 - 5 × 5 mm	TBD	
	Thermal resistance junction-ambient WLCSP49 - pitch 0.4	TBD	

### 6.10.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from [www.jedec.org](http://www.jedec.org)

## 6.10.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in [Section 8: Ordering information](#).

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32G431xB at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

### Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 82\text{ }^{\circ}\text{C}$  (measured according to JESD51-2),  
 $I_{DDmax} = 50\text{ mA}$ ,  $V_{DD} = 3.5\text{ V}$ , maximum 20 I/Os used at the same time in output at low level with  $I_{OL} = 8\text{ mA}$ ,  $V_{OL} = 0.4\text{ V}$  and maximum 8 I/Os used at the same time in output at low level with  $I_{OL} = 20\text{ mA}$ ,  $V_{OL} = 1.3\text{ V}$

$$P_{INTmax} = 50\text{ mA} \times 3.5\text{ V} = 175\text{ mW}$$

$$P_{IOmax} = 20 \times 8\text{ mA} \times 0.4\text{ V} + 8 \times 20\text{ mA} \times 1.3\text{ V} = 272\text{ mW}$$

This gives:  $P_{INTmax} = 175\text{ mW}$  and  $P_{IOmax} = 272\text{ mW}$ :

$$P_{Dmax} = 175 + 272 = 447\text{ mW}$$

Using the values obtained in  $T_{Jmax}$  is calculated as follows:

– For LQFP100,  $42\text{ }^{\circ}\text{C/W}$

$$T_{Jmax} = 82\text{ }^{\circ}\text{C} + (42\text{ }^{\circ}\text{C/W} \times 447\text{ mW}) = 82\text{ }^{\circ}\text{C} + 18.774\text{ }^{\circ}\text{C} = 100.774\text{ }^{\circ}\text{C}$$

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105\text{ }^{\circ}\text{C}$ ) see [Section 8: Ordering information](#).

In this case, parts must be ordered at least with the temperature range suffix 6 (see [Section 8: Ordering information](#)).

**Note:** With this given  $P_{Dmax}$  we can find the  $T_{Amax}$  allowed for a given device temperature range (order code suffix 6 or 7).

$$\text{Suffix 6: } T_{Amax} = T_{Jmax} - (42\text{ }^{\circ}\text{C/W} \times 447\text{ mW}) = 105 - 18.774 = 86.226\text{ }^{\circ}\text{C}$$

$$\text{Suffix 3: } T_{Amax} = T_{Jmax} - (42\text{ }^{\circ}\text{C/W} \times 447\text{ mW}) = 130 - 18.774 = 111.226\text{ }^{\circ}\text{C}$$

### Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 100\text{ }^{\circ}\text{C}$  (measured according to JESD51-2),  
 $I_{DDmax} = 20\text{ mA}$ ,  $V_{DD} = 3.5\text{ V}$ , maximum 20 I/Os used at the same time in output at low level with  $I_{OL} = 8\text{ mA}$ ,  $V_{OL} = 0.4\text{ V}$

$$P_{INTmax} = 20\text{ mA} \times 3.5\text{ V} = 70\text{ mW}$$

$$P_{IOmax} = 20 \times 8\text{ mA} \times 0.4\text{ V} = 64\text{ mW}$$

This gives:  $P_{INTmax} = 70\text{ mW}$  and  $P_{IOmax} = 64\text{ mW}$ :

$$P_{Dmax} = 70 + 64 = 134\text{ mW}$$

Thus:  $P_{Dmax} = 134\text{ mW}$

Using the values obtained in  $T_{Jmax}$  is calculated as follows:

– For LQFP100,  $42\text{ }^{\circ}\text{C/W}$

$$T_{Jmax} = 100\text{ }^{\circ}\text{C} + (42\text{ }^{\circ}\text{C/W} \times 134\text{ mW}) = 100\text{ }^{\circ}\text{C} + 5.628\text{ }^{\circ}\text{C} = 105.628\text{ }^{\circ}\text{C}$$

This is above the range of the suffix 6 version parts ( $-40 < T_J < 105\text{ }^{\circ}\text{C}$ ).

In this case, parts must be ordered at least with the temperature range suffix 3 (see [Section 7: Ordering information](#)) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

## 7 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, contact the nearest ST sales office.

**Table 92. Ordering information scheme**

<b>Example:</b>	STM32	G	431	V	B	T	6	x
<b>Device family</b> STM32 = ARM-based 32-bit microcontroller								
<b>Product type</b> G = General-purpose								
<b>Sub-family</b> 431 = STM32G431xx								
<b>Pin count</b> K = 32 pins C = 48/49 pins R = 64 pins M = 80 pins V = 100 pins								
<b>Code size</b> 6 = 32 Kbyte 8 = 64 Kbyte B = 128 Kbyte								
<b>Package</b> I = UFBGA T = LQFP U = UFQFPN Y = WLCSP								
<b>Temperature range</b> 6 = Industrial temperature range, - 40 to 85 °C (105 °C junction) 7 = Industrial temperature range, - 40 to 105 °C (125 °C junction) 3 = Industrial temperature range, - 40 to 125 °C (130 °C junction)								
<b>Options</b> xxx = programmed parts TR = tape and reel								

## 8 Revision history

Table 93. Document revision history

Date	Revision	Changes
26-Jun-2018	0.1	Initial release.
19-Sep-2018	0.2	Updated: <ul style="list-style-type: none"> <li>– <a href="#">Table 10: Legend/abbreviations used in the pinout table</a></li> <li>– <a href="#">Table 11: STM32G431xx pin definition</a></li> <li>– <a href="#">Table 13: Voltage characteristics</a></li> <li>– <a href="#">Table 14: Current characteristics</a></li> <li>– <a href="#">Table 16: General operating conditions</a></li> <li>– <a href="#">Table 33: Peripheral current consumption</a></li> <li>– <a href="#">Table 51: I/O current injection susceptibility</a></li> <li>– <a href="#">Table 52: I/O static characteristics</a></li> <li>– <a href="#">Table 53: Output voltage characteristics</a></li> <li>– <a href="#">Table 54: I/O (except FT_c) AC characteristics</a></li> <li>– <a href="#">Table 59: ADC characteristics</a></li> <li>– <a href="#">Table 67: DAC 15MSPS characteristics</a></li> <li>– <a href="#">Table 70: COMP characteristics</a></li> </ul> Added: <ul style="list-style-type: none"> <li>– <a href="#">Table 55: I/O FT_c AC characteristics</a></li> </ul>
DD-Sep-2018	0.3	Updated: <ul style="list-style-type: none"> <li>– <a href="#">Features</a></li> <li>– <a href="#">Section 2: Description</a></li> <li>– <a href="#">Section 3.4: Embedded Flash memory</a></li> </ul>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved