SCG system PLL configuration. Implements scg_spll_config_t_Class. More...
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
Data Fields | |
scg_spll_monitor_mode_t | monitorMode |
uint8_t | prediv |
uint8_t | mult |
uint8_t | src |
scg_async_clock_div_t | div1 |
scg_async_clock_div_t | div2 |
bool | enableInStop |
bool | locked |
bool | initialize |
SCG system PLL configuration. Implements scg_spll_config_t_Class.
Definition at line 517 of file clock_S32K1xx.h.
Asynchronous peripheral source.
Definition at line 525 of file clock_S32K1xx.h.
Asynchronous peripheral source.
Definition at line 526 of file clock_S32K1xx.h.
bool enableInStop |
System PLL clock is enable or not in stop mode.
Definition at line 528 of file clock_S32K1xx.h.
bool initialize |
Initialize or not the System PLL module.
Definition at line 531 of file clock_S32K1xx.h.
bool locked |
System PLL Control Register can be written.
Definition at line 530 of file clock_S32K1xx.h.
scg_spll_monitor_mode_t monitorMode |
Clock monitor mode selected.
Definition at line 519 of file clock_S32K1xx.h.
uint8_t mult |
System PLL multiplier.
Definition at line 522 of file clock_S32K1xx.h.
uint8_t prediv |
PLL reference clock divider.
Definition at line 521 of file clock_S32K1xx.h.
uint8_t src |
System PLL source.
Definition at line 523 of file clock_S32K1xx.h.