



## KL05P48M48SF1



### KL05 Sub-Family Data Sheet

Supports: MKL05Z8VFK4,  
MKL05Z16VFK4, MKL05Z32VFK4,  
MKL05Z8VLC4, MKL05Z16VLC4,  
MKL05Z32VLC4, MKL05Z8VFM4,  
MKL05Z16VFM4, MKL05Z32VFM4,  
MKL05Z16VLF4, MKL05Z32VLF4

#### Features

- Operating Characteristics
  - Voltage range: 1.71 to 3.6 V
  - Flash write voltage range: 1.71 to 3.6 V
  - Temperature range (ambient): -40 to 105°C
- Performance
  - Up to 48 MHz ARM® Cortex-M0+ core
- Memories and memory interfaces
  - Up to 32 KB program flash memory
  - Up to 4 KB RAM
- Clocks
  - 32 kHz to 40 kHz or 3 MHz to 32 MHz crystal oscillator
  - Multi-purpose clock source
- System peripherals
  - Nine low-power modes to provide power optimization based on application requirements
  - 4-channel DMA controller, supporting up to 63 request sources
  - COP Software watchdog
  - Low-leakage wakeup unit
  - SWD interface and Micro Trace buffer
  - Bit Manipulation Engine (BME)
- Security and integrity modules
  - 80-bit unique identification (ID) number per chip
- Human-machine interface
  - Low-power hardware touch sensor interface (TSI)
  - General-purpose input/output
- Analog modules
  - 12-bit SAR ADC
  - 12-bit DAC
  - Analog comparator (CMP) containing a 6-bit DAC and programmable reference input
- Timers
  - Two 2-channel Timer/PWM (TPM)
  - Periodic interrupt timers
  - 16-bit low-power timer (LPTMR)
  - Real-time clock
- Communication interfaces
  - One 8-bit SPI module
  - I2C module
  - One low power UART module

# Table of Contents

1 Ordering parts.....	3
1.1 Determining valid orderable parts.....	3
2 Part identification.....	3
2.1 Description.....	3
2.2 Format.....	3
2.3 Fields.....	3
2.4 Example.....	4
3 Terminology and guidelines.....	4
3.1 Definition: Operating requirement.....	4
3.2 Definition: Operating behavior.....	4
3.3 Definition: Attribute.....	5
3.4 Definition: Rating.....	5
3.5 Result of exceeding a rating.....	6
3.6 Relationship between ratings and operating requirements.....	6
3.7 Guidelines for ratings and operating requirements.....	7
3.8 Definition: Typical value.....	7
3.9 Typical Value Conditions.....	8
4 Ratings.....	8
4.1 Thermal handling ratings.....	8
4.2 Moisture handling ratings.....	9
4.3 ESD handling ratings.....	9
4.4 Voltage and current operating ratings.....	9
5 General.....	9
5.1 AC electrical characteristics.....	9
5.2 Nonswitching electrical specifications.....	10
5.2.1 Voltage and current operating requirements.....	10
5.2.2 LVD and POR operating requirements.....	11
5.2.3 Voltage and current operating behaviors.....	12
5.2.4 Power mode transition operating behaviors.....	12
5.2.5 Power consumption operating behaviors.....	13
5.2.6 Designing with radiated emissions in mind.....	20
5.2.7 Capacitance attributes.....	20
5.3 Switching specifications.....	21
5.3.1 Device clock specifications.....	21
5.3.2 General Switching Specifications.....	21
5.4 Thermal specifications.....	22
5.4.1 Thermal operating requirements.....	22
5.4.2 Thermal attributes.....	22
6 Peripheral operating requirements and behaviors.....	23
6.1 Core modules.....	23
6.1.1 SWD Electricals .....	23
6.2 System modules.....	24
6.3 Clock modules.....	24
6.3.1 MCG specifications.....	24
6.3.2 Oscillator electrical specifications.....	25
6.4 Memories and memory interfaces.....	28
6.4.1 Flash electrical specifications.....	28
6.5 Security and integrity modules.....	29
6.6 Analog.....	29
6.6.1 ADC electrical specifications.....	29
6.6.2 CMP and 6-bit DAC electrical specifications.....	33
6.6.3 12-bit DAC electrical characteristics.....	34
6.7 Timers.....	37
6.8 Communication interfaces.....	37
6.8.1 SPI switching specifications.....	37
6.8.2 I2C.....	41
6.8.3 UART.....	41
6.9 Human-machine interfaces (HMI).....	42
6.9.1 TSI electrical specifications.....	42
7 Dimensions.....	42
7.1 Obtaining package dimensions.....	42
8 Pinout.....	42
8.1 KL05 signal multiplexing and pin assignments.....	42
8.2 KL05 Pinouts.....	44
9 Revision History.....	48

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [www.freescale.com](http://www.freescale.com) and perform a part number search for the following device numbers: PKL05 and MKL05

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
KL##	Kinetis family	<ul style="list-style-type: none"> <li>KL05</li> </ul>
A	Key attribute	<ul style="list-style-type: none"> <li>Z = Cortex-M0+</li> </ul>
FFF	Program flash memory size	<ul style="list-style-type: none"> <li>8 = 8 KB</li> <li>16 = 16 KB</li> <li>32 = 32 KB</li> </ul>
R	Silicon revision	<ul style="list-style-type: none"> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>

*Table continues on the next page...*

## Terminology and guidelines

Field	Description	Values
T	Temperature range (°C)	<ul style="list-style-type: none"><li>• V = -40 to 105</li></ul>
PP	Package identifier	<ul style="list-style-type: none"><li>• FK = 24 QFN (4 mm x 4 mm)</li><li>• LC = 32 LQFP (7 mm x 7 mm)</li><li>• FM = 32 QFN (5 mm x 5 mm)</li><li>• LF = 48 LQFP (7 mm x 7 mm)</li></ul>
CC	Maximum CPU frequency (MHz)	<ul style="list-style-type: none"><li>• 4 = 48 MHz</li></ul>
N	Packaging type	<ul style="list-style-type: none"><li>• R = Tape and reel</li><li>• (Blank) = Trays</li></ul>

## 2.4 Example

This is an example part number:

MKL05Z8VLC4

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

## 3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	µA

## 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### 3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

## 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 3.4.1 Example



This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

## 3.5 Result of exceeding a rating



## 3.6 Relationship between ratings and operating requirements



## 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

### 3.8.1 Example 1


This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Typ.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	µA

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:

## Ratings



## 3.9 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
$T_A$	Ambient temperature	25	°C
$V_{DD}$	3.3 V supply voltage	3.3	V

## 4 Ratings

### 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$T_{STG}$	Storage temperature	-55	150	°C	<a href="#">1</a>
$T_{SDR}$	Solder temperature, lead-free	—	260	°C	<a href="#">2</a>

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
$V_{CDM}$	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
$I_{LAT}$	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

## 4.4 Voltage and current operating ratings


Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
$I_{DD}$	Digital supply current	—	120	mA
$V_{DIO}$	Digital pin input voltage (except RESET)	-0.3	$V_{DD} + 0.3$	V
$V_{AIO}$	Analog pins <sup>1</sup> and RESET pin input voltage	-0.3	$V_{DD} + 0.3$	V
$I_D$	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 5 General

## 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

**Figure 1. Input signal measurement reference**

All digital I/O switching characteristics, unless otherwise specified, assume:

1. output pins
  - have  $C_L=30\text{pF}$  loads,
  - are slew rate disabled, and
  - are normal drive strength

## 5.2 Nonswitching electrical specifications

### 5.2.1 Voltage and current operating requirements

**Table 1. Voltage and current operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	$V_{DD}$ -to- $V_{DDA}$ differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	$V_{SS}$ -to- $V_{SSA}$ differential voltage	-0.1	0.1	V	
$V_{IH}$	Input high voltage <ul style="list-style-type: none"> <li>• <math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math></li> <li>• <math>1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math></li> </ul>	$0.7 \times V_{DD}$ $0.75 \times V_{DD}$	— —	V V	
$V_{IL}$	Input low voltage <ul style="list-style-type: none"> <li>• <math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math></li> <li>• <math>1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math></li> </ul>	— —	$0.35 \times V_{DD}$ $0.3 \times V_{DD}$	V V	
$V_{HYS}$	Input hysteresis	$0.06 \times V_{DD}$	—	V	

*Table continues on the next page...*

**Table 1. Voltage and current operating requirements (continued)**

Symbol	Description	Min.	Max.	Unit	Notes
$I_{ICIO}$	I/O pin DC injection current — single pin <ul style="list-style-type: none"> <li><math>V_{IN} &lt; V_{SS}-0.3V</math> (Negative current injection)</li> <li><math>V_{IN} &gt; V_{DD}+0.3V</math> (Positive current injection)</li> </ul>	-3 —	— +3	mA	1
$I_{ICcont}$	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <ul style="list-style-type: none"> <li>Negative current injection</li> <li>Positive current injection</li> </ul>	-25 —	— +25	mA	
$V_{RAM}$	$V_{DD}$ voltage required to retain RAM	1.2	—	V	

1. All analog pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  through ESD protection diodes. If  $V_{IN}$  is greater than  $V_{AIO\_MIN}$  ( $=V_{SS}-0.3V$ ) and  $V_{IN}$  is less than  $V_{AIO\_MAX}$  ( $=V_{DD}+0.3V$ ) is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{AIO\_MIN}-V_{IN})/I_{ICl}$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{AIO\_MAX})/I_{ICl}$ . Select the larger of these two calculated resistances.

## 5.2.2 LVD and POR operating requirements

**Table 2.  $V_{DD}$  supply LVD and POR operating requirements**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{POR}$	Falling $V_{DD}$ POR detect voltage	0.8	1.1	1.5	V	
$V_{LVDH}$	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
$V_{LVW1H}$	Low-voltage warning thresholds — high range <ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> </ul>	2.62	2.70	2.78	V	1
$V_{LVW2H}$	<ul style="list-style-type: none"> <li>Level 2 falling (LVWV=01)</li> </ul>	2.72	2.80	2.88	V	
$V_{LVW3H}$	<ul style="list-style-type: none"> <li>Level 3 falling (LVWV=10)</li> </ul>	2.82	2.90	2.98	V	
$V_{LVW4H}$	<ul style="list-style-type: none"> <li>Level 4 falling (LVWV=11)</li> </ul>	2.92	3.00	3.08	V	
$V_{HYSH}$	Low-voltage inhibit reset/recover hysteresis — high range	—	$\pm 60$	—	mV	
$V_{LVDL}$	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
$V_{LVW1L}$	Low-voltage warning thresholds — low range <ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> </ul>	1.74	1.80	1.86	V	1
$V_{LVW2L}$	<ul style="list-style-type: none"> <li>Level 2 falling (LVWV=01)</li> </ul>	1.84	1.90	1.96	V	
$V_{LVW3L}$	<ul style="list-style-type: none"> <li>Level 3 falling (LVWV=10)</li> </ul>	1.94	2.00	2.06	V	
$V_{LVW4L}$	<ul style="list-style-type: none"> <li>Level 4 falling (LVWV=11)</li> </ul>	2.04	2.10	2.16	V	
$V_{HYSL}$	Low-voltage inhibit reset/recover hysteresis — low range	—	$\pm 40$	—	mV	

Table continues on the next page...

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

1. Rising thresholds are falling threshold + hysteresis voltage

### 5.2.3 Voltage and current operating behaviors

**Table 3. Voltage and current operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad <ul style="list-style-type: none"> <li>• 2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V, I<sub>OH</sub> = -5 mA</li> <li>• 1.71 V ≤ V<sub>DD</sub> ≤ 2.7 V, I<sub>OH</sub> = -1.5 mA</li> </ul>	V <sub>DD</sub> – 0.5	—	V	1
V <sub>OH</sub>	Output high voltage — High drive pad <ul style="list-style-type: none"> <li>• 2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V, I<sub>OH</sub> = -18 mA</li> <li>• 1.71 V ≤ V<sub>DD</sub> ≤ 2.7 V, I<sub>OH</sub> = -6 mA</li> </ul>	V <sub>DD</sub> – 0.5	—	V	1
I <sub>OHT</sub>	Output high current total for all ports	—	100	mA	
V <sub>OL</sub>	Output low voltage — Normal drive pad <ul style="list-style-type: none"> <li>• 2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V, I<sub>OL</sub> = 5 mA</li> <li>• 1.71 V ≤ V<sub>DD</sub> ≤ 2.7 V, I<sub>OL</sub> = 1.5 mA</li> </ul>	—	0.5	V	1
V <sub>OL</sub>	Output low voltage — High drive pad <ul style="list-style-type: none"> <li>• 2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V, I<sub>OL</sub> = 18 mA</li> <li>• 1.71 V ≤ V<sub>DD</sub> ≤ 2.7 V, I<sub>OL</sub> = 6 mA</li> </ul>	—	0.5	V	1
I <sub>OLT</sub>	Output low current total for all ports	—	100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	—	1	μA	2
I <sub>IN</sub>	Input leakage current (per pin) at 25 °C	—	0.025	μA	2
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	—	41	μA	2
I <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	—	1	μA	
R <sub>PUPU</sub>	Internal pullup resistors	20	50	kΩ	3

- PTA12, PTA13, PTB0 and PTB1 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.
- Measured at V<sub>DD</sub> = 3.6 V
- Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and V<sub>input</sub> = V<sub>SS</sub>

## 5.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLS $x \rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

**Table 4. Power mode transition operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{POR}$	After a POR event, amount of time from the point $V_{DD}$ reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	—	—	300	μs	
	• VLLS0 $\rightarrow$ RUN	—	95	115	μs	
	• VLLS1 $\rightarrow$ RUN	—	93	115	μs	
	• VLLS3 $\rightarrow$ RUN	—	42	53	μs	
	• LLS $\rightarrow$ RUN	—	4	4.6	μs	
	• VLPS $\rightarrow$ RUN	—	4	4.4	μs	
	• STOP $\rightarrow$ RUN	—	4	4.4	μs	

## 5.2.5 Power consumption operating behaviors

**Table 5. Power consumption operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$I_{DDA}$	Analog supply current	—	—	See note	mA	1
$I_{DD\_RUNCO}$	Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash • at 3.0 V	—	4.1	5.2	mA	2
$I_{DD\_RUN}$	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks disabled, code of while(1) loop executing from flash • at 3.0 V	—	4.9	5.6	mA	2

*Table continues on the next page...*

**Table 5. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks enabled, code of while(1) loop executing from flash <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 125 °C</li> </ul>	—	5.6 —	6.8 7.2	mA mA	2, 3
I <sub>DD_WAIT</sub>	Wait mode current - core disabled / 48 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled <ul style="list-style-type: none"> <li>• at 3.0 V</li> </ul>	—	3.0	4.2	mA	2
I <sub>DD_WAIT</sub>	Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled <ul style="list-style-type: none"> <li>• at 3.0 V</li> </ul>	—	2.4	3.36	mA	2
I <sub>DD_PSTOP2</sub>	Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus <ul style="list-style-type: none"> <li>• at 3.0 V</li> </ul>	—	2.25	3.38	mA	2
I <sub>DD_VLPRCO</sub>	Very-low-power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code of while(1) loop executing from flash <ul style="list-style-type: none"> <li>• at 3.0 V</li> </ul>	—	182	522	μA	4
I <sub>DD_VLPR</sub>	Very-low-power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code of while(1) loop executing from flash <ul style="list-style-type: none"> <li>• at 3.0 V</li> </ul>	—	213.33	577.8	μA	4
I <sub>DD_VLPR</sub>	Very-low-power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code of while(1) loop executing from flash <ul style="list-style-type: none"> <li>• at 3.0 V</li> </ul>	—	242.8	631.8	μA	3, 4
I <sub>DD_VLPW</sub>	Very-low-power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled <ul style="list-style-type: none"> <li>• at 3.0 V</li> </ul>	—	106.1	399.42	μA	4

Table continues on the next page...

**Table 5. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DD_STOP</sub>	Stop mode current <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>	—	273	441	μA	
		—	281.2	620		
		—	301.6	647.64		
		—	331	710.64		
		—	406.6	1001.84		
I <sub>DD_VLPS</sub>	Very-low-power stop mode current <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>	—	3.08	16.01	μA	
		—	5.46	34.73		
		—	12.08	46.73		
		—	22.89	77.37		
		—	53.24	190.28		
I <sub>DD_LLS</sub>	Low-leakage stop mode current <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>	—	1.7	3.69	μA	
		—	3	22		
		—	5.8	28.19		
		—	10.4	40.29		
		—	24	65.5		
I <sub>DD_VLLS3</sub>	Very-low-leakage stop mode 3 current <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>	—	1.3	3	μA	
		—	2.3	11.04		
		—	4.4	13.68		
		—	8	20.14		
		—	18.6	37.82		
I <sub>DD_VLLS1</sub>	Very-low-leakage stop mode 1 current <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25°C</li> <li>• at 50°C</li> <li>• at 70°C</li> <li>• at 85°C</li> <li>• at 105°C</li> </ul>	—	0.78	1.6	μA	
		—	1.5	13.61		
		—	3.3	15.59		
		—	6.3	16.68		
		—	15.2	26.40		

Table continues on the next page...

**Table 5. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$I_{DD\_VLLS0}$	Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 0) • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C	— — — — — —	449.6 1200 2900 5900 14800	959.2 12155.08 15323.29 16384.55 26773.45	nA	
$I_{DD\_VLLS0}$	Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 1) • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C	— — — — — —	221.7 1000 2600 5600 14400	894.24 3784.55 12018.39 18722.23 24665.06	nA	5

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. MCG configured for FEI mode.
3. Incremental current consumption from peripheral activity is not included.
4. MCG configured for BLPI mode.
5. No brownout

**Table 6. Low power mode peripheral adders — typical value**

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105	
$I_{REFSTEN4MHz}$	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	µA
$I_{REFSTEN32kHz}$	32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.	52	52	52	52	52	52	µA
$I_{REFSTEN4MHz}$	External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	228	237	245	251	258	uA

Table continues on the next page...

**Table 6. Low power mode peripheral adders — typical value (continued)**

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105	
$I_{EREFTEN32KHz}$	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFTEN] and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.							nA
	VLLS1	440	490	540	560	570	580	
	VLLS3	440	490	540	560	570	580	
	LLS	490	490	540	560	570	680	
	VLPS	510	560	560	560	610	680	
$I_{CMP}$	STOP	510	560	560	560	610	680	$\mu$ A
	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	
$I_{RTC}$	RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.	432	357	388	475	532	810	nA
$I_{UART}$	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.							$\mu$ A
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
$I_{TPM}$	TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.							$\mu$ A
	MCGIRCLK (4 MHz internal reference clock)	86	86	86	86	86	86	
	OSCERCLK (4 MHz external crystal)	235	256	265	274	280	287	
$I_{BG}$	Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.	45	45	45	45	45	45	$\mu$ A

Table continues on the next page...


**Table 6. Low power mode peripheral adders — typical value (continued)**

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105	
I <sub>ADC</sub>	ADC peripheral adder combining the measured values at V <sub>DD</sub> and V <sub>DDA</sub> by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	366	366	366	366	366	366	µA


### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA



**Figure 2. Run mode supply current vs. core frequency**

**Figure 3. VLPR mode current vs. core frequency**

### 5.2.6 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.freescale.com](http://www.freescale.com).
2. Perform a keyword search for “EMC design.”

### 5.2.7 Capacitance attributes

**Table 7. Capacitance attributes**

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	—	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	—	7	pF

## 5.3 Switching specifications

### 5.3.1 Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
Normal run mode					
$f_{SYS}$	System and core clock	—	48	MHz	
$f_{BUS}$	Bus clock	—	24	MHz	
$f_{FLASH}$	Flash clock	—	24	MHz	
$f_{LPTMR}$	LPTMR clock	—	24	MHz	
VLPR mode <sup>1</sup>					
$f_{SYS}$	System and core clock	—	4	MHz	
$f_{BUS}$	Bus clock	—	1	MHz	
$f_{FLASH}$	Flash clock	—	1	MHz	
$f_{LPTMR}$	LPTMR clock	—	24	MHz	
$f_{ERCLK}$	External reference clock	—	16	MHz	
$f_{LPTMR\_pin}$	LPTMR clock	—	24	MHz	
$f_{LPTMR\_ERCLK}$	LPTMR external reference clock	—	16	MHz	
$f_{osc\_hi\_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	—	16	MHz	
$f_{TPM}$	TPM asynchronous clock	—	8	MHz	
$f_{UART0}$	UART0 asynchronous clock	—	8	MHz	

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

### 5.3.2 General Switching Specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I<sup>2</sup>C signals.

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	<sup>1</sup>
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	—	ns	<sup>2</sup>
	GPIO pin interrupt pulse width — Asynchronous path	16	—	ns	<sup>2</sup>
	Port rise and fall time	—	36	ns	<sup>3</sup>

## General

1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.
3. 75 pF load

## 5.4 Thermal specifications

### 5.4.1 Thermal operating requirements

Table 8. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

### 5.4.2 Thermal attributes

Table 9. Thermal attributes

Board type	Symbol	Description	48 LQFP	32 LQFP	32 QFN	24 QFN	Unit	Notes
Single-layer (1S)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	82	88	97	110	°C/W	1
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	58	59	34	42	°C/W	
Single-layer (1S)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	70	74	81	92	°C/W	
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	52	52	28	36	°C/W	
—	R <sub>θJB</sub>	Thermal resistance, junction to board	36	35	13	18	°C/W	2
—	R <sub>θJC</sub>	Thermal resistance, junction to case	27	26	2.3	3.7	°C/W	3
—	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	8	8	8	10	°C/W	4

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions –Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions –Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions –Junction-to-Board*.

3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions – Natural Convection (Still Air)*.

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

#### 6.1.1 SWD Electricals

Table 10. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation • Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	—	ns
J3	SWD_CLK clock pulse width • Serial wire debug	20	—	ns
J4	SWD_CLK rise and fall times	—	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	—	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	—	ns
J11	SWD_CLK high to SWD_DIO data valid	—	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	—	ns




Figure 4. Serial wire clock input timing




Figure 5. Serial wire data timing

## 6.2 System modules

There are no specifications necessary for the device's system modules.

## 6.3 Clock modules

### 6.3.1 MCG specifications

Table 11. MCG specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{ints\_ft}$	Internal reference frequency (slow clock) — factory trimmed at nominal $V_{DD}$ and 25 °C	—	32.768	—	kHz	
$f_{ints\_t}$	Internal reference frequency (slow clock) — user trimmed	31.25	—	39.0625	kHz	
$\Delta f_{dco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	—	± 0.3	± 0.6	% $f_{dco}$	1
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over voltage and temperature	—	+0.5/-0.7	± 3	% $f_{dco}$	1, 2

Table continues on the next page...

**Table 11. MCG specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0 - 70 °C	—	± 0.4	± 1.5	%f <sub>dco</sub>	<a href="#">1, 2</a>
f <sub>intf_ft</sub>	Internal reference frequency (fast clock) — factory trimmed at nominal V <sub>DD</sub> and 25 °C	—	4	—	MHz	
$\Delta f_{intf\_ft}$	Frequency deviation of internal reference clock (fast clock) over temperature and voltage — factory trimmed at nominal V <sub>DD</sub> and 25 °C	—	+1/-2	± 3	%f <sub>intf_ft</sub>	<a href="#">2</a>
f <sub>intf_t</sub>	Internal reference frequency (fast clock) — user trimmed at nominal V <sub>DD</sub> and 25 °C	3	—	5	MHz	
f <sub>loc_low</sub>	Loss of external clock minimum frequency — RANGE = 00	(3/5) x f <sub>ints_t</sub>	—	—	kHz	
f <sub>loc_high</sub>	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) x f <sub>ints_t</sub>	—	—	kHz	
<b>FLL</b>						
f <sub>fill_ref</sub>	FLL reference frequency range	31.25	—	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS = 00) 640 × f <sub>fill_ref</sub>	20	20.97	25	MHz
		Mid range (DRS = 01) 1280 × f <sub>fill_ref</sub>	40	41.94	48	MHz
f <sub>dco_t_DMX32</sub>	DCO output frequency	Low range (DRS = 00) 732 × f <sub>fill_ref</sub>	—	23.99	—	MHz
		Mid range (DRS = 01) 1464 × f <sub>fill_ref</sub>	—	47.97	—	MHz
J <sub>cyc_fll</sub>	FLL period jitter • f <sub>VCO</sub> = 48 MHz	—	180	—	ps	<a href="#">7</a>
t <sub>fill_acquire</sub>	FLL target frequency acquisition time	—	—	1	ms	<a href="#">8</a>

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. The deviation is relative to the factory trimmed frequency at nominal V<sub>DD</sub> and 25 °C, f<sub>ints\_ft</sub>.
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
4. The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dco\_t}$ ) over voltage and temperature must be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification is based on standard deviation (RMS) of period or frequency.
8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

### 6.3.2.1 Oscillator DC electrical specifications

**Table 12. Oscillator DC electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	—	3.6	V	
$I_{DDOSC}$	Supply current — low-power mode (HGO=0)					
	• 32 kHz	—	500	—	nA	
	• 4 MHz	—	200	—	$\mu$ A	
	• 8 MHz (RANGE=01)	—	300	—	$\mu$ A	
	• 16 MHz	—	950	—	$\mu$ A	
	• 24 MHz	—	1.2	—	mA	
	• 32 MHz	—	1.5	—	mA	
$I_{DDOSC}$	Supply current — high gain mode (HGO=1)					
	• 32 kHz	—	25	—	$\mu$ A	
	• 4 MHz	—	400	—	$\mu$ A	
	• 8 MHz (RANGE=01)	—	500	—	$\mu$ A	
	• 16 MHz	—	2.5	—	mA	
	• 24 MHz	—	3	—	mA	
	• 32 MHz	—	4	—	mA	
$C_x$	EXTAL load capacitance	—	—	—		2, 3
$C_y$	XTAL load capacitance	—	—	—		2, 3
$R_F$	Feedback resistor — low-frequency, low-power mode (HGO=0)	—	—	—	$M\Omega$	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	—	$M\Omega$	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	—	—	—	$M\Omega$	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1	—	$M\Omega$	
$R_S$	Series resistor — low-frequency, low-power mode (HGO=0)	—	—	—	$k\Omega$	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200	—	$k\Omega$	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	—	—	$k\Omega$	
	Series resistor — high-frequency, high-gain mode (HGO=1)	—	0	—	$k\Omega$	

Table continues on the next page...

**Table 12. Oscillator DC electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{pp}^5$	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	—	$V_{DD}$	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	—	$V_{DD}$	—	V	

1.  $V_{DD}=3.3$  V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3.  $C_x, C_y$  can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
4. When low power mode is selected,  $R_F$  is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.2.2 Oscillator frequency specifications

**Table 13. Oscillator frequency specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{osc\_lo}$	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	—	40	kHz	
$f_{osc\_hi\_1}$	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	3	—	8	MHz	
$f_{osc\_hi\_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	—	32	MHz	
$f_{ec\_extal}$	Input clock frequency (external clock mode)	—	—	48	MHz	1, 2
$t_{dc\_extal}$	Input clock duty cycle (external clock mode)	40	50	60	%	
$t_{cst}$	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	—	—	—	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	—	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	—	0.6	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	—	1	—	ms	

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.

## Peripheral operating requirements and behaviors

3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

## 6.4 Memories and memory interfaces

### 6.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

#### 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 14. NVM program/erase timing specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{hvpgm4}$	Longword Program high-voltage time	—	7.5	18	μs	
$t_{hversscr}$	Sector Erase high-voltage time	—	13	113	ms	1

1. Maximum time based on expectations at cycling end-of-life.

#### 6.4.1.2 Flash timing specifications — commands

**Table 15. Flash command timing specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{rd1sec1k}$	Read 1s Section execution time (flash sector)	—	—	60	μs	1
$t_{pgmchk}$	Program Check execution time	—	—	45	μs	1
$t_{rdrsrc}$	Read Resource execution time	—	—	30	μs	1
$t_{pgm4}$	Program Longword execution time	—	65	145	μs	
$t_{ersscr}$	Erase Flash Sector execution time	—	14	114	ms	2
$t_{rd1all}$	Read 1s All Blocks execution time	—	—	0.5	ms	
$t_{rdonce}$	Read Once execution time	—	—	25	μs	1
$t_{pgmonce}$	Program Once execution time	—	65	—	μs	
$t_{ersall}$	Erase All Blocks execution time	—	55	465	ms	2
$t_{vfykey}$	Verify Backdoor Access Key execution time	—	—	30	μs	1

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

### 6.4.1.3 Flash high voltage current behaviors

**Table 16. Flash high voltage current behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	—	1.5	4.0	mA

### 6.4.1.4 Reliability specifications

**Table 17. NVM reliability specifications**

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
Program Flash						
t <sub>nvmrtp10k</sub>	Data retention after up to 10 K cycles	5	50	—	years	
t <sub>nvmrtp1k</sub>	Data retention after up to 1 K cycles	20	100	—	years	
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	—	cycles	<sup>2</sup>

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at -40°C ≤ T<sub>j</sub> ≤ 125°C.

## 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 6.6 Analog

### 6.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

### 6.6.1.1 12-bit ADC operating conditions

Table 18. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	—	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ )	-100	0	+100	mV	<sup>2</sup>
$\Delta V_{SSA}$	Ground voltage	Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )	-100	0	+100	mV	<sup>2</sup>
$V_{REFH}$	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	<sup>3</sup>
$V_{REFL}$	ADC reference voltage low		$V_{SSA}$	$V_{SSA}$	$V_{SSA}$	V	<sup>3</sup>
$V_{ADIN}$	Input voltage		$V_{REFL}$	—	$V_{REFH}$	V	
$C_{ADIN}$	Input capacitance	• 8-/10-/12-bit modes	—	4	5	pF	
$R_{ADIN}$	Input resistance		—	2	5	kΩ	
$R_{AS}$	Analog source resistance	12-bit modes $f_{ADCK} < 4$ MHz	—	—	5	kΩ	<sup>4</sup>
$f_{ADCK}$	ADC conversion clock frequency	≤ 12-bit mode	1.0	—	18.0	MHz	<sup>5</sup>
$C_{rate}$	ADC conversion rate	≤ 12 bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	—	818.330	Ksps	<sup>6</sup>

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.
3. For packages without dedicated VREFH and VREFL pins,  $V_{REFH}$  is internally tied to  $V_{DDA}$ , and  $V_{REFL}$  is internally tied to  $V_{SSA}$ .
4. This resistance is external to MCU. The analog source resistance must be kept as low as possible to achieve the best results. The results in this data sheet were derived from a system which has  $< 8$  Ω analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to  $< 1$  ns.
5. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
6. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#)




Figure 6. ADC input impedance equivalency diagram

### 6.6.1.2 12-bit ADC electrical characteristics

Table 19. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )


Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	—	1.7	mA	<sup>3</sup>
f <sub>ADACK</sub>	ADC asynchronous clock source	<ul style="list-style-type: none"> <li>ADLPC = 1, ADHSC = 0</li> <li>ADLPC = 1, ADHSC = 1</li> <li>ADLPC = 0, ADHSC = 0</li> <li>ADLPC = 0, ADHSC = 1</li> </ul>	1.2 2.4 3.0 4.4	2.4 4.0 5.2 6.2	3.9 6.1 7.3 9.5	MHz	t <sub>ADACK</sub> = 1/f <sub>ADACK</sub>
	Sample Time	See Reference Manual chapter for sample times					
TUE	Total unadjusted error	<ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>	— —	±4 ±1.4	±6.8 ±2.1	LSB <sup>4</sup>	<sup>5</sup>
DNL	Differential non-linearity	<ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>	— —	±0.7 ±0.2	-1.1 to +1.9 -0.3 to 0.5	LSB <sup>4</sup>	<sup>5</sup>
INL	Integral non-linearity	<ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>	— —	±1.0 ±0.5	-2.7 to +1.9 -0.7 to +0.5	LSB <sup>4</sup>	<sup>5</sup>
E <sub>FS</sub>	Full-scale error	<ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>	— —	-4 -1.4	-5.4 -1.8	LSB <sup>4</sup>	$V_{ADIN} = V_{DDA}$ <sup>5</sup>

Table continues on the next page...

**Table 19. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
$E_Q$	Quantization error	• 12-bit modes	—	—	$\pm 0.5$	LSB <sup>4</sup>	
$E_{IL}$	Input leakage error			$I_{in} \times R_{AS}$		mV	$I_{in}$ = leakage current (refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	—	1.715	—	mV/°C	
$V_{TEMP25}$	Temp sensor voltage	25 °C	—	719	—	mV	

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
4. 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)


**Figure 7. Typical ENOB vs. ADC\_CLK for 12-bit single-ended mode**

## 6.6.2 CMP and 6-bit DAC electrical specifications


Table 20. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	—	3.6	V
$I_{DDHS}$	Supply current, high-speed mode (EN = 1, PMODE = 1)	—	—	200	$\mu A$
$I_{DDLs}$	Supply current, low-speed mode (EN = 1, PMODE = 0)	—	—	20	$\mu A$
$V_{AIN}$	Analog input voltage	$V_{SS}$	—	$V_{DD}$	V
$V_{AIO}$	Analog input offset voltage	—	—	20	mV
$V_H$	Analog comparator hysteresis <sup>1</sup>	—	—	—	
	• CR0[HYSTCTR] = 00	—	5	—	mV
	• CR0[HYSTCTR] = 01	—	10	—	mV
	• CR0[HYSTCTR] = 10	—	20	—	mV
	• CR0[HYSTCTR] = 11	—	30	—	mV
$V_{CMPOh}$	Output high	$V_{DD} - 0.5$	—	—	V
$V_{CMPOl}$	Output low	—	—	0.5	V
$t_{DHS}$	Propagation delay, high-speed mode (EN = 1, PMODE = 1)	20	50	200	ns
$t_{DLS}$	Propagation delay, low-speed mode (EN = 1, PMODE = 0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	—	—	40	$\mu s$
$I_{DAC6b}$	6-bit DAC current adder (enabled)	—	7	—	$\mu A$
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	—	0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.7 to  $V_{DD} - 0.7$  V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$



**Figure 8. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3$  V, PMODE = 0)**



**Figure 9. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3$  V, PMODE = 1)**

### 6.6.3 12-bit DAC electrical characteristics

#### 6.6.3.1 12-bit DAC operating requirements

**Table 21. 12-bit DAC operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage		3.6	V	
$V_{DACP}$	Reference voltage	1.13	3.6	V	1
$T_A$	Temperature	Operating temperature range of the device		°C	
$C_L$	Output load capacitance	—	100	pF	2
$I_L$	Output load current	—	1	mA	

1. The DAC reference can be selected to be  $V_{DDA}$  or the voltage output of the VREF module (VREF\_OUT)
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC


### 6.6.3.2 12-bit DAC operating behaviors

**Table 22. 12-bit DAC operating behaviors**


Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$I_{DDA\_DACL\_P}$	Supply current — low-power mode	—	—	250	$\mu A$	
$I_{DDA\_DACH\_P}$	Supply current — high-speed mode	—	—	900	$\mu A$	
$t_{DACLP}$	Full-scale settling time (0x080 to 0xF7F) — low-power mode	—	100	200	$\mu s$	<b>1</b>
$t_{DACHP}$	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	$\mu s$	<b>1</b>
$t_{CCDACLP}$	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	—	0.7	1	$\mu s$	<b>1</b>
$V_{dacoutl}$	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	—	—	100	mV	
$V_{dacouth}$	DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF	$V_{DACR} - 100$	—	$V_{DACR}$	mV	
INL	Integral non-linearity error — high speed mode	—	—	$\pm 8$	LSB	<b>2</b>
DNL	Differential non-linearity error — $V_{DACR} > 2 V$	—	—	$\pm 1$	LSB	<b>3</b>
DNL	Differential non-linearity error — $V_{DACR} = VREF\_OUT$	—	—	$\pm 1$	LSB	<b>4</b>
$V_{OFFSET}$	Offset error	—	$\pm 0.4$	$\pm 0.8$	%FSR	<b>5</b>
$E_G$	Gain error	—	$\pm 0.1$	$\pm 0.6$	%FSR	<b>5</b>
PSRR	Power supply rejection ratio, $V_{DDA} \geq 2.4 V$	60	—	90	dB	
$T_{CO}$	Temperature coefficient offset voltage	—	3.7	—	$\mu V/C$	<b>6</b>
$T_{GE}$	Temperature coefficient gain error	—	0.000421	—	%FSR/C	
$R_{op}$	Output resistance load = 3 k $\Omega$	—	—	250	$\Omega$	
SR	Slew rate -80h → F7Fh → 80h • High power ( $SP_{HP}$ ) • Low power ( $SP_{LP}$ )	1.2 0.05	1.7 0.12	—	V/ $\mu s$	
BW	3dB bandwidth • High power ( $SP_{HP}$ ) • Low power ( $SP_{LP}$ )	550 40	— —	— —	kHz	

- Settling within  $\pm 1$  LSB
- The INL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV with  $V_{DDA} > 2.4 V$
- Calculated by a best fit curve from  $V_{SS} + 100$  mV to  $V_{DACR} - 100$  mV
- $V_{DDA} = 3.0 V$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_C0:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device

## Peripheral operating requirements and behaviors



**Figure 10. Typical INL error vs. digital code**



**Figure 11. Offset at half scale vs. temperature**

## 6.7 Timers

See General switching specifications.

## 6.8 Communication interfaces

### 6.8.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

## Peripheral operating requirements and behaviors

All timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

**Table 23. SPI master mode timing on slew rate disabled pads**


Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	f <sub>periph</sub> /2048	f <sub>periph</sub> /2	Hz	<a href="#">1</a>
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>periph</sub>	2048 x t <sub>periph</sub>	ns	<a href="#">2</a>
3	t <sub>Lead</sub>	Enable lead time	1/2	—	t <sub>SPSCK</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1/2	—	t <sub>SPSCK</sub>	—
5	t <sub>wSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	1024 x t <sub>periph</sub>	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	16	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	0	—	ns	—
8	t <sub>v</sub>	Data valid (after SPSCK edge)	—	10	ns	—
9	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	—
10	t <sub>RI</sub>	Rise time input	—	t <sub>periph</sub> - 25	ns	—
	t <sub>FI</sub>	Fall time input	—			
11	t <sub>RO</sub>	Rise time output	—	25	ns	—
	t <sub>FO</sub>	Fall time output	—			

- For SPI0 f<sub>periph</sub> is the bus clock (f<sub>BUS</sub>).
- t<sub>periph</sub> = 1/f<sub>periph</sub>

**Table 24. SPI master mode timing on slew rate enabled pads**


Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	f <sub>periph</sub> /2048	f <sub>periph</sub> /2	Hz	<a href="#">1</a>
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>periph</sub>	2048 x t <sub>periph</sub>	ns	<a href="#">2</a>
3	t <sub>Lead</sub>	Enable lead time	1/2	—	t <sub>SPSCK</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1/2	—	t <sub>SPSCK</sub>	—
5	t <sub>wSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	1024 x t <sub>periph</sub>	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	96	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	0	—	ns	—
8	t <sub>v</sub>	Data valid (after SPSCK edge)	—	52	ns	—
9	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	—
10	t <sub>RI</sub>	Rise time input	—	t <sub>periph</sub> - 25	ns	—
	t <sub>FI</sub>	Fall time input	—			
11	t <sub>RO</sub>	Rise time output	—	36	ns	—
	t <sub>FO</sub>	Fall time output	—			

- For SPI0 f<sub>periph</sub> is the bus clock (f<sub>BUS</sub>).
- t<sub>periph</sub> = 1/f<sub>periph</sub>



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 12. SPI master mode timing (CPHA = 0)**

1. If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 13. SPI master mode timing (CPHA = 1)****Table 25. SPI slave mode timing on slew rate disabled pads**

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	$f_{op}$	Frequency of operation	0	$t_{periph}/4$	Hz	1
2	$t_{SPSCK}$	SPSCK period	$4 \times t_{periph}$	—	ns	2
3	$t_{Lead}$	Enable lead time	1	—	$t_{periph}$	—
4	$t_{Lag}$	Enable lag time	1	—	$t_{periph}$	—
5	$t_{wSPSCK}$	Clock (SPSCK) high or low time	$t_{periph} - 30$	—	ns	—

Table continues on the next page...

**Table 25. SPI slave mode timing on slew rate disabled pads (continued)**



Num.	Symbol	Description	Min.	Max.	Unit	Note
6	$t_{SU}$	Data setup time (inputs)	2	—	ns	—
7	$t_{HI}$	Data hold time (inputs)	7	—	ns	—
8	$t_a$	Slave access time	—	$t_{periph}$	ns	3
9	$t_{dis}$	Slave MISO disable time	—	$t_{periph}$	ns	4
10	$t_v$	Data valid (after SPSCK edge)	—	22	ns	—
11	$t_{HO}$	Data hold time (outputs)	0	—	ns	—
12	$t_{RI}$	Rise time input	—	$t_{periph} - 25$	ns	—
	$t_{FI}$	Fall time input	—			
13	$t_{RO}$	Rise time output	—	25	ns	—
	$t_{FO}$	Fall time output	—			

1. For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
2.  $t_{periph} = 1/f_{periph}$
3. Time to data active from high-impedance state
4. Hold time to high-impedance state

**Table 26. SPI slave mode timing on slew rate enabled pads**

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	$f_{op}$	Frequency of operation	0	$f_{periph}/4$	Hz	1
2	$t_{SPSCK}$	SPSCK period	$4 \times t_{periph}$	—	ns	2
3	$t_{Lead}$	Enable lead time	1	—	$t_{periph}$	—
4	$t_{Lag}$	Enable lag time	1	—	$t_{periph}$	—
5	$t_{wSPSCK}$	Clock (SPSCK) high or low time	$t_{periph} - 30$	—	ns	—
6	$t_{SU}$	Data setup time (inputs)	2	—	ns	—
7	$t_{HI}$	Data hold time (inputs)	7	—	ns	—
8	$t_a$	Slave access time	—	$t_{periph}$	ns	3
9	$t_{dis}$	Slave MISO disable time	—	$t_{periph}$	ns	4
10	$t_v$	Data valid (after SPSCK edge)	—	122	ns	—
11	$t_{HO}$	Data hold time (outputs)	0	—	ns	—
12	$t_{RI}$	Rise time input	—	$t_{periph} - 25$	ns	—
	$t_{FI}$	Fall time input	—			
13	$t_{RO}$	Rise time output	—	36	ns	—
	$t_{FO}$	Fall time output	—			

1. For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
2.  $t_{periph} = 1/f_{periph}$
3. Time to data active from high-impedance state
4. Hold time to high-impedance state

**Figure 14. SPI slave mode timing (CPHA = 0)****Figure 15. SPI slave mode timing (CPHA = 1)**

## 6.8.2 I<sup>2</sup>C

See General switching specifications.

## 6.8.3 UART

See General switching specifications.

## 6.9 Human-machine interfaces (HMI)

### 6.9.1 TSI electrical specifications

Table 27. TSI electrical specifications

Symbol	Description	Min.	Type	Max	Unit
TSI_RUNF	Fixed power consumption in run mode	—	100	—	µA
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	—	128	µA
TSI_EN	Power consumption in enable mode	—	100	—	µA
TSI_DIS	Power consumption in disable mode	—	1.2	—	µA
TSI_TEN	TSI analog enable time	—	66	—	µs
TSI_CREF	TSI reference capacitor	—	1.0	—	pF
TSI_DVOLT	Voltage variation of VP & VM around nominal values	0.19	—	1.03	V

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [www.freescale.com](http://www.freescale.com) and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
24-pin QFN	98ASA00474D
32-pin QFN	98ASA00473D
32-pin LQFP	98ASH70029A
48-pin LQFP	98ASH00962A

## 8 Pinout

## 8.1 KL05 signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

48 LQFP	32 QFN	32 LQFP	24 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
1	1	1	1	PTB6/ IRQ_2/ LPTMR0_ALT3	DISABLED	DISABLED	PTB6/ IRQ_2/ LPTMR0_ALT3	TPM0_CH3	TPM_CLKIN1
2	2	2	2	PTB7/ IRQ_3	DISABLED	DISABLED	PTB7/ IRQ_3	TPM0_CH2	
3	—	—	—	PTA14	DISABLED	DISABLED	PTA14		TPM_CLKIN0
4	—	—	—	PTA15	DISABLED	DISABLED	PTA15		CLKOUT
5	3	3	3	VDD	VDD	VDD			
6	4	4	3	VREFH	VREFH	VREFH			
7	5	5	4	VREFL	VREFL	VREFL			
8	6	6	4	VSS	VSS	VSS			
9	7	7	5	PTA3	EXTAL0	EXTAL0	PTA3	I2C0_SCL	I2C0_SDA
10	8	8	6	PTA4/ LLWU_P0	XTAL0	XTAL0	PTA4/ LLWU_P0	I2C0_SDA	I2C0_SCL
11	—	—	—	VSS	VSS	VSS			
12	—	—	—	PTB18	DISABLED	DISABLED	PTB18		
13	—	—	—	PTB19	DISABLED	DISABLED	PTB19		
14	9	9	7	PTA5/ LLWU_P1/ RTC_CLK_IN	DISABLED	DISABLED	PTA5/ LLWU_P1/ RTC_CLK_IN	TPM0_CH5	SPI0_SS_b
15	10	10	8	PTA6/ LLWU_P2	DISABLED	DISABLED	PTA6/ LLWU_P2	TPM0_CH4	SPI0_MISO
16	11	11	—	PTB8	ADC0_SE11	ADC0_SE11	PTB8	TPM0_CH3	
17	12	12	—	PTB9	ADC0_SE10	ADC0_SE10	PTB9	TPM0_CH2	
18	—	—	—	PTA16/ IRQ_4	DISABLED	DISABLED	PTA16/ IRQ_4		
19	—	—	—	PTA17/ IRQ_5	DISABLED	DISABLED	PTA17/ IRQ_5		
20	—	—	—	PTA18/ IRQ_6	DISABLED	DISABLED	PTA18/ IRQ_6		
21	13	13	9	PTB10	ADC0_SE9/ TSI0_IN7	ADC0_SE9/ TSI0_IN7	PTB10	TPM0_CH1	
22	14	14	10	PTB11	ADC0_SE8/ TSI0_IN6	ADC0_SE8/ TSI0_IN6	PTB11	TPM0_CH0	
23	15	15	11	PTA7/ IRQ_7/ LLWU_P3	ADC0_SE7/ TSI0_IN5	ADC0_SE7/ TSI0_IN5	PTA7/ IRQ_7/ LLWU_P3	SPI0_MISO	SPI0_MOSI
24	16	16	12	PTB0/ IRQ_8/ LLWU_P4	ADC0_SE6/ TSI0_IN4	ADC0_SE6/ TSI0_IN4	PTB0/ IRQ_8/ LLWU_P4	EXTRG_IN	SPI0_SCK

**Pinout**

48 LQFP	32 QFN	32 LQFP	24 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
25	17	17	13	PTB1/ IRQ_9	ADC0_SE5/ TSI0_IN3/ DAC0_OUT/ CMPO_IN3	ADC0_SE5/ TSI0_IN3/ DAC0_OUT/ CMPO_IN3	PTB1/ IRQ_9	UART0_TX	UART0_RX
26	18	18	14	PTB2/ IRQ_10/ LLWU_P5	ADC0_SE4/ TSI0_IN2	ADC0_SE4/ TSI0_IN2	PTB2/ IRQ_10/ LLWU_P5	UART0_RX	UART0_TX
27	19	19	15	PTA8	ADC0_SE3/ TSI0_IN1	ADC0_SE3/ TSI0_IN1	PTA8		
28	20	20	16	PTA9	ADC0_SE2/ TSI0_IN0	ADC0_SE2/ TSI0_IN0	PTA9		
29	—	—	—	PTB20	DISABLED	DISABLED	PTB20		
30	—	—	—	VSS	VSS	VSS			
31	—	—	—	VDD	VDD	VDD			
32	—	—	—	PTB14/ IRQ_11	DISABLED	DISABLED	PTB14/ IRQ_11	EXTRG_IN	
33	21	21	—	PTA10/ IRQ_12	DISABLED	TSI0_IN11	PTA10/ IRQ_12		
34	22	22	—	PTA11/ IRQ_13	DISABLED	TSI0_IN10	PTA11/ IRQ_13		
35	23	23	17	PTB3/ IRQ_14	DISABLED	DISABLED	PTB3/ IRQ_14	I2C0_SCL	UART0_TX
36	24	24	18	PTB4/ IRQ_15/ LLWU_P6	DISABLED	DISABLED	PTB4/ IRQ_15/ LLWU_P6	I2C0_SDA	UART0_RX
37	25	25	19	PTB5/ IRQ_16	NMI_b	ADC0_SE1/ CMPO_IN1	PTB5/ IRQ_16	TPM1_CH1	NMI_b
38	26	26	20	PTA12/ IRQ_17/ LPTMR0_ALT2	ADC0_SE0/ CMPO_IN0	ADC0_SE0/ CMPO_IN0	PTA12/ IRQ_17/ LPTMR0_ALT2	TPM1_CH0	TPM_CLKIN0
39	27	27	—	PTA13	TSI0_IN9	TSI0_IN9	PTA13		
40	28	28	—	PTB12	TSI0_IN8	TSI0_IN8	PTB12		
41	—	—	—	PTA19	DISABLED	DISABLED	PTA19		SPI0_SS_b
42	—	—	—	PTB15	DISABLED	DISABLED	PTB15	SPI0_MOSI	SPI0_MISO
43	—	—	—	PTB16	DISABLED	DISABLED	PTB16	SPI0_MISO	SPI0_MOSI
44	—	—	—	PTB17	DISABLED	DISABLED	PTB17	TPM_CLKIN1	SPI0_SCK
45	29	29	21	PTB13	ADC0_SE13	ADC0_SE13	PTB13	TPM1_CH1	RTC_CLKOUT
46	30	30	22	PTA0/ IRQ_0/ LLWU_P7	SWD_CLK	ADC0_SE12/ CMPO_IN2	PTA0/ IRQ_0/ LLWU_P7	TPM1_CH0	SWD_CLK
47	31	31	23	PTA1/ IRQ_1/ LPTMR0_ALT1	RESET_b	DISABLED	PTA1/ IRQ_1/ LPTMR0_ALT1	TPM_CLKIN0	RESET_b
48	32	32	24	PTA2	SWD_DIO	DISABLED	PTA2	CMP0_OUT	SWD_DIO

## 8.2 KL05 Pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.






Figure 16. KL05 48-pin LQFP pinout diagram

## Pinout




**Figure 17. KL05 32-pin LQFP pinout diagram**



**Figure 18. KL05 32-pin QFN pinout diagram**

## Revision History



**Figure 19. KL05 24-pin QFN pinout diagram**

## 9 Revision History

The following table provides a revision history for this document.

**Table 28. Revision History**

Rev. No.	Date	Substantial Changes
1	7/2012	Initial NDA release.
2	9/2012	Initial public release.
3	11/2012	Completed all the TBDs.

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor

Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH

Technical Information Center

Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.

Headquarters

ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.

Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale, the Freescale logo and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM is the registered trademark of ARM Limited. Cortex-M0+ is the trademark of ARM Limited.

© 2012 Freescale Semiconductor, Inc.

