

TABLE OF CONTENTS

| | |
|---|--------------------------|
| 2 | Notes & Block Diagram |
| 3 | MKE18F512VLLI6 (100LQFP) |
| 4 | Power Section |
| 5 | Peripherals |
| 6 | FX0S8700CQ Module |
| 7 | OpenSDA |
| 8 | Elevator Connector |
| 9 | MCU SOCKET |

Revisions


| Rev | Description | Date | Approved |
|-----|----------------------|------------|----------|
| A | Initial Release | 12/17/2015 | |
| A1 | Update C12 capacitor | 5/27/2016 | |
| A2 | For production board | 6/22/2016 | |
| A3 | Update R63 resistor | 7/13/2016 | |
| | | | |
| | | | |

TWR-KE18F

| | | | |
|---|------------|---|------------|
|  | | Microcontroller Solutions Group 6501 Wilham Cannon Drive West Austin, TX 78735-8598 | |
| | | <small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small> | |
| Designer: Ben Wang | | Drawing Title: TWR-KE18F | |
| Drawn by: Ben Wang | | Page Title: TABLE OF CONTENTS | |
| Approved: Mario Guaredo | Size: C | Document Number: SCH-09160 PDF: SPF-09160 | Rev: A3 |
| Date: Wednesday, July 13, 2016 | | Sheet 1 of 9 | |



- Unless Otherwise Specified:
All resistors are in ohms
All capacitors are in uF
All voltages are DC
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Block Diagram












| NET | VOLTAGE | DESCRIPTION |
|-------------|---------|---|
| P5V_TRG_SDA | 5V | Output of USB power switch controlled by the VTRG_EN signal from the OpenSDA and the ELE_PS_SENSE signal from the TWR elevator connectors. Goes to regulator input select header. |
| USB0_VBUS | 5V | USB power from primary elevator Pin A57. |
| SDA_VOUT33 | 3.3V | Output of OpenSDA's K20 internal regulator to power OpenSDA's circuitry |
| P5V_ELEV | 5V | Power to the elevator boards. |
| P3V3_REG | 3.3V | Output of 3.3V regulator or from the Elevator connectors. May also be supplied externally by connecting to the board voltage select header at pin 3. |
| V_BRD | 3.3-5V | Output of 3.3V or 5V regulators as selected by the board voltage select header. May also be supplied externally by connecting to the board voltage select header at pin 3. |
| VREG_IN | 5V | Power into the on board voltage regulators. |
| MCU_PWR | 3.3-5V | MCU digital power. Filtered from V_BRD |
| MCU_VDD | 3.3-5V | MCU digital power input after current measurement jumper |
| VDDA | 3.3-5V | VDDA power for MCU and analog circuits. Filtered from MCU_PWR. |
| VREFH | 3.3V-5V | Upper reference voltage for ADC on the MCU. Filtered from VDDA. |
| VREFL | 0V | Lower reference voltage for ADC on the MCU. Filtered from VSSA. |
| VSSA | 0V | VSSA power for MCU and analog circuits. Filtered from GND. |
| GND | 0V | Digital and Analog Ground. |

| | |
|----------------------|--|
| | |
| ICAP Classification: | CP: I/O: X PUR: |
| Drawing Title: | TWR-KE18F |
| Page Title: | NOTES & BLOCK DIAGRAM |
| Size C | Document Number 5CSH29160 PDF: SPFF29160 |
| Date: | Wednesday, July 13, 2016 1 Sheet 2 of 9 |




| | |
|----------------------|--|
| | |
| ICAP Classification: | CP: EIC: X PUR: |
| Drawing Title: | TWR-KE18F |
| Page Title: | POWER SECTION |
| Size C | Document Number SCH-29160 PDF: SPF-29160 |
| Date: | Wednesday, July 13, 2016 Sheet 4 of 9 |



| | |
|----------------------|--|
| NXP | |
| ICAP Classification: | CP: MCO: X PUR: |
| Drawing Title: | TWR-KE18F |
| Page Title: | PERIPHERALS |
| Size C | Document Number SCH-09160 PDF: SPF-09160 |
| Date: | Wednesday, July 13, 2016 1 Sheet 5 of 9 |

FXOS8700CQ COMBO ACC + MAGNETOMETER / MMA8451Q ACCELEROMETER




I2C Address Select (SA0, SA1) Page(3.5.8.9)

| FXOS8700CQ I2C SLAVE ADDRESS (SA1, SA0) | | |
|---|-----|---------------|
| SA1 | SA0 | Slave Address |
| 0 | 0 | 0x1E |
| 0 | 1 | 0x1D |
| 1 | 0 | 0x1C |
| 1 | 1 | 0x1F |
| MMA8451Q I2C SLAVE ADDRESS (SA0) | | |
| - | SA0 | Slave Address |
| - | 0 | 0x1C |
| - | 1 | 0x1D |






| | | | | | |
|---------------------------------|-----------------|--------------------------|--|--------|--|
| ICAP Classification: CP | | MCO: X | | PUR: | |
| Drawing Title: TWR-KE18F | | | | | |
| Page Title: FXOS8700CQ | | | | | |
| Size C | Document Number | SCH-29160 PDF: SPF-29160 | | Rev A3 | |
| Date: Wednesday, July 13, 2016 | | Sheet 6 of 9 | | | |

OpenSDA Interface




You can rename signal names in blue/orange boxes below according to your system

OPTIONAL TOWER SPECIFIC INTERFACING CIRCUITRY






To implement OpenSDA interface in your system:
 Copy this whole page to your schematic.
 Update netnames in designed boxes
 according to your system net naming.


ELEVATOR CONNECTOR



| | |
|----------------------|--|
| | |
| ICAP Classification: | CP, M, X, PUR |
| Drawing Title: | TWR-KE18F |
| Page Title: | ELEVATOR CONNECTOR |
| Doc. No. | Document Number SCH-09160 PDF: SPC-09160 |
| Date: | Wednesday, July 13, 2016 |
| Sheet: | 8 of 9 |



Clock



| | |
|----------------------|---|
| NXP | |
| ICAP Classification: | CP MCO X PUR |
| Drawing Title: | TWR-KE18F |
| Page Title: | MCU SOCKET |
| Doc Number | 624-09160 PDF: SPF-09160 |
| Date: | Wednesday, July 13, 2016 1 Sheet 9 of 9 |