

# K61 Sub-Family Reference Manual

Supports: MK61FX512VMJ12, MK61FN1M0VMJ12,  
MK61FX512VMJ15, MK61FN1M0VMJ15



Document Number: K61P256M150SF3RM  
Rev. 2, Dec 2011



Preliminary





# Contents

Section Number	Title	Page
<b>Chapter 1</b>		
<b>About This Document</b>		
1.1	Overview.....	67
1.1.1	Purpose.....	67
1.1.2	Audience.....	67
1.2	Conventions.....	67
1.2.1	Numbering systems.....	67
1.2.2	Typographic notation.....	68
1.2.3	Special terms.....	68
<b>Chapter 2</b>		
<b>Introduction</b>		
2.1	Overview.....	69
2.2	K60 Family Introduction.....	69
2.3	K61 Family Introduction.....	69
2.4	Module Functional Categories.....	70
2.4.1	ARM Cortex-M4 Core Modules.....	71
2.4.2	System Modules.....	72
2.4.3	Memories and Memory Interfaces.....	73
2.4.4	Clocks.....	74
2.4.5	Security and Integrity modules.....	74
2.4.6	Analog modules.....	74
2.4.7	Timer modules.....	75
2.4.8	Communication interfaces.....	76
2.4.9	Human-machine interfaces.....	77
2.5	Orderable part numbers.....	78
<b>Chapter 3</b>		
<b>Chip Configuration</b>		
3.1	Introduction.....	79

Section Number	Title	Page
3.2	Core modules.....	79
3.2.1	ARM Cortex-M4 Core Configuration.....	79
3.2.2	Nested Vectored Interrupt Controller (NVIC) Configuration.....	82
3.2.3	Asynchronous Wake-up Interrupt Controller (AWIC) Configuration.....	89
3.2.4	FPU Configuration.....	91
3.2.5	JTAG Controller Configuration.....	91
3.3	System modules.....	92
3.3.1	SIM Configuration.....	92
3.3.2	System Mode Controller (SMC) Configuration.....	93
3.3.3	PMC Configuration.....	93
3.3.4	Low-Leakage Wake-up Unit (LLWU) Configuration.....	94
3.3.5	MCM Configuration.....	96
3.3.6	Crossbar Switch Configuration.....	97
3.3.7	Memory Protection Unit (MPU) Configuration.....	99
3.3.8	Peripheral Bridge Configuration.....	102
3.3.9	DMA request multiplexer configuration.....	104
3.3.10	DMA Controller Configuration.....	109
3.3.11	External Watchdog Monitor (EWM) Configuration.....	109
3.3.12	Watchdog Configuration.....	111
3.4	Clock Modules.....	112
3.4.1	MCG Configuration.....	112
3.4.2	OSCx Configuration.....	113
3.4.3	RTC OSC configuration.....	114

<b>Section Number</b>	<b>Title</b>	<b>Page</b>
3.5	Memories and Memory Interfaces.....	114
3.5.1	Flash Memory Configuration.....	114
3.5.2	Flash Memory Controller Configuration.....	118
3.5.3	SRAM Configuration.....	119
3.5.4	Local Memory Controller Configuration.....	123
3.5.5	System Register File Configuration.....	124
3.5.6	VBAT Register File Configuration.....	125
3.5.7	EzPort Configuration.....	126
3.5.8	FlexBus Configuration.....	127
3.5.9	DDR Memory Controller Configuration.....	130
3.5.10	NAND Flash Controller (NFC) Configuration.....	131
3.6	Security.....	132
3.6.1	CRC Configuration.....	132
3.6.2	MMCAU Configuration.....	133
3.6.3	RNG Configuration.....	134
3.6.4	DryIce (tamper detect and secure storage) configuration.....	134

Section Number	Title	Page
3.7	Analog.....	135
3.7.1	16-bit SAR ADC with PGA Configuration.....	135
3.7.2	CMP Configuration.....	147
3.7.3	12-bit DAC Configuration.....	148
3.7.4	VREF Configuration.....	149
3.8	Timers.....	151
3.8.1	PDB Configuration.....	151
3.8.2	FlexTimer Configuration.....	155
3.8.3	PIT Configuration.....	159
3.8.4	Low-power timer configuration.....	160
3.8.5	CMT Configuration.....	162
3.8.6	RTC configuration.....	163
3.9	Communication interfaces.....	164
3.9.1	Ethernet Configuration.....	164
3.9.2	Universal Serial Bus (USB) FS Subsystem.....	167
3.9.3	USB HS controller configuration.....	172
3.9.4	CAN Configuration.....	173
3.9.5	SPI configuration.....	176
3.9.6	I2C Configuration.....	179
3.9.7	UART Configuration.....	180
3.9.8	SDHC Configuration.....	182
3.9.9	I2S configuration.....	184
3.10	Human-machine interfaces (HMI).....	188
3.10.1	GPIO configuration.....	188
3.10.2	TSI Configuration.....	189

## Chapter 4 Memory Map

4.1	Introduction.....	193
-----	-------------------	-----

Section Number	Title	Page
4.2	System memory map.....	193
4.2.1	Aliased bit-band regions.....	195
4.2.2	Aliased areas.....	196
4.3	Flash Memory Map.....	199
4.3.1	Alternate Non-Volatile IRC User Trim Description.....	200
4.4	SRAM memory map.....	201
4.5	Peripheral bridge (AIPS-Lite0 and AIPS-Lite1) memory maps.....	201
4.5.1	Peripheral Bridge 0 (AIPS-Lite 0) Memory Map.....	201
4.5.2	Peripheral Bridge 1 (AIPS-Lite 1) Memory Map.....	205
4.6	Private Peripheral Bus (PPB) memory map.....	210

## Chapter 5 Clock Distribution

5.1	Introduction.....	211
5.2	Programming model.....	211
5.3	High-level device clocking diagram.....	212
5.4	Clock definitions.....	212
5.4.1	Device clock summary.....	213
5.5	Internal clocking requirements.....	215
5.5.1	Clock divider values after reset.....	216
5.5.2	VLPR mode clocking.....	216
5.6	Clock Gating.....	217
5.7	Module clocks.....	217
5.7.1	PMC 1-kHz LPO clock.....	219
5.7.2	WDOG clocking.....	219
5.7.3	Debug trace clock.....	219
5.7.4	PORT digital filter clocking.....	220
5.7.5	DDR Memory Controller Clocking.....	220
5.7.6	NAND Flash Controller (NFC) clocking.....	221
5.7.7	LPTMR clocking.....	221

Section Number	Title	Page
5.7.8	Ethernet Clocking.....	222
5.7.9	USB FS OTG Controller clocking.....	222
5.7.10	USB HS OTG Controller clocking.....	223
5.7.11	FlexCAN clocking.....	224
5.7.12	UART clocking.....	224
5.7.13	SDHC clocking.....	224
5.7.14	I2S/SAI clocking.....	225
5.7.15	TSI clocking.....	226

## Chapter 6 Reset and Boot

6.1	Introduction.....	229
6.2	Reset.....	230
6.2.1	Power-on reset (POR).....	230
6.2.2	System reset sources.....	230
6.2.3	MCU Resets.....	234
6.2.4	Reset Pin .....	236
6.2.5	Debug resets.....	236
6.3	Boot.....	237
6.3.1	Boot sources.....	237
6.3.2	Boot options.....	237
6.3.3	FOPT boot options.....	238
6.3.4	Boot sequence.....	239

## Chapter 7 Power Management

7.1	Introduction.....	241
7.2	Power modes.....	241
7.3	Entering and exiting power modes.....	243
7.4	Power mode transitions.....	244
7.5	Power modes shutdown sequencing.....	245

<b>Section Number</b>	<b>Title</b>	<b>Page</b>
7.6	Module Operation in Low Power Modes.....	245
7.7	Clock Gating.....	248
 <b>Chapter 8</b> <b>Security</b>  		
8.1	Introduction.....	249
8.2	Flash Security.....	249
8.3	Security Interactions with other Modules.....	250
8.3.1	Security interactions with FlexBus and SDRAM controller.....	250
8.3.2	Security Interactions with EzPort.....	250
8.3.3	Security Interactions with Debug.....	250
 <b>Chapter 9</b> <b>Debug</b>  		
9.1	Introduction.....	253
9.1.1	References.....	255
9.2	The Debug Port.....	255
9.2.1	JTAG-to-SWD change sequence.....	256
9.2.2	JTAG-to-cJTAG change sequence.....	256
9.3	Debug Port Pin Descriptions.....	257
9.4	System TAP connection.....	257
9.4.1	IR Codes.....	257
9.5	JTAG status and control registers.....	258
9.5.1	MDM-AP Control Register.....	259
9.5.2	MDM-AP Status Register.....	261
9.6	Debug Resets.....	263
9.7	AHB-AP.....	263
9.8	ITM.....	264
9.9	Core Trace Connectivity.....	264
9.10	Embedded Trace Macrocell v3.5 (ETM).....	264

<b>Section Number</b>	<b>Title</b>	<b>Page</b>
9.11	Coresight Embedded Trace Buffer (ETB).....	265
9.11.1	Performance Profiling with the ETB.....	265
9.11.2	ETB Counter Control.....	266
9.12	TPIU.....	266
9.13	DWT.....	266
9.14	Debug in Low Power Modes.....	267
9.14.1	Debug Module State in Low Power Modes.....	268
9.15	Debug & Security.....	268

## **Chapter 10**

### **Signal Multiplexing and Signal Descriptions**

10.1	Introduction.....	271
10.2	Signal Multiplexing Integration.....	271
10.2.1	Port control and interrupt module features.....	272
10.2.2	Clock gating.....	272
10.2.3	Signal multiplexing constraints.....	272
10.3	Pinout.....	272
10.3.1	K61 Signal Multiplexing and Pin Assignments.....	273
10.3.2	K61 Pinouts.....	282
10.4	Module Signal Description Tables.....	283
10.4.1	Core Modules.....	284
10.4.2	System Modules.....	284
10.4.3	Clock Modules.....	285
10.4.4	Memories and Memory Interfaces.....	285
10.4.5	Security Modules.....	286
10.4.6	Analog.....	287
10.4.7	Communication Interfaces.....	288
10.4.8	Human-Machine Interfaces (HMI).....	294

Section Number	Title	Page
<b>Chapter 11</b>		
<b>Port control and interrupts (PORT)</b>		
11.1	Introduction.....	297
11.1.1	Overview.....	297
11.1.2	Features.....	297
11.1.3	Modes of operation.....	298
11.2	External signal description.....	299
11.3	Detailed signal descriptions.....	299
11.4	Memory map and register definition.....	299
11.4.1	Pin Control Register n (PORTx_PCRn).....	307
11.4.2	Global Pin Control Low Register (PORTx_GPCLR).....	310
11.4.3	Global Pin Control High Register (PORTx_GPCHR).....	310
11.4.4	Interrupt Status Flag Register (PORTx_ISFR).....	311
11.4.5	Digital Filter Enable Register (PORTx_DFER).....	312
11.4.6	Digital Filter Clock Register (PORTx_DFCL).....	312
11.4.7	Digital Filter Width Register (PORTx_DFWR).....	313
11.5	Functional description.....	314
11.5.1	Pin control.....	314
11.5.2	Global pin control.....	314
11.5.3	External interrupts.....	315
11.5.4	Digital filter.....	316
<b>Chapter 12</b>		
<b>System integration module (SIM)</b>		
12.1	Introduction.....	317
12.1.1	Features.....	317
12.1.2	Modes of operation.....	317
12.2	Memory Map and Registers.....	318
12.2.1	System Options Register 1 (SIM_SOPT1).....	319
12.2.2	SOPT1 Configuration Register (SIM_SOPT1CFG).....	321

<b>Section Number</b>	<b>Title</b>	<b>Page</b>
12.2.3	System Options Register 2 (SIM_SOPT2).....	322
12.2.4	System Options Register 4 (SIM_SOPT4).....	325
12.2.5	System Options Register 5 (SIM_SOPT5).....	328
12.2.6	System Options Register 6 (SIM_SOPT6).....	329
12.2.7	System Options Register 7 (SIM_SOPT7).....	330
12.2.8	System Device Identification Register (SIM_SDID).....	333
12.2.9	System Clock Gating Control Register 1 (SIM_SCGC1).....	334
12.2.10	System Clock Gating Control Register 2 (SIM_SCGC2).....	335
12.2.11	System Clock Gating Control Register 3 (SIM_SCGC3).....	336
12.2.12	System Clock Gating Control Register 4 (SIM_SCGC4).....	338
12.2.13	System Clock Gating Control Register 5 (SIM_SCGC5).....	340
12.2.14	System Clock Gating Control Register 6 (SIM_SCGC6).....	342
12.2.15	System Clock Gating Control Register 7 (SIM_SCGC7).....	344
12.2.16	System Clock Divider Register 1 (SIM_CLKDIV1).....	345
12.2.17	System Clock Divider Register 2 (SIM_CLKDIV2).....	347
12.2.18	Flash Configuration Register 1 (SIM_FCFG1).....	348
12.2.19	Flash Configuration Register 2 (SIM_FCFG2).....	350
12.2.20	Unique Identification Register High (SIM_UIDH).....	351
12.2.21	Unique Identification Register Mid-High (SIM_UIDMH).....	351
12.2.22	Unique Identification Register Mid Low (SIM_UIDML).....	352
12.2.23	Unique Identification Register Low (SIM_UIDL).....	352
12.2.24	System Clock Divider Register 4 (SIM_CLKDIV4).....	353
12.2.25	Misc Control Register (SIM_MCR).....	354

## **Chapter 13**

### **Reset Control Module (RCM)**

13.1	Introduction.....	357
13.2	Reset memory map and register descriptions.....	357
13.2.1	System Reset Status Register 0 (RCM_SRS0).....	357
13.2.2	System Reset Status Register 1 (RCM_SRS1).....	359

Section Number	Title	Page
13.2.3	Reset Pin Filter Control Register (RCM_RPFC).....	360
13.2.4	Reset Pin Filter Width Register (RCM_RPFW).....	361
13.2.5	Mode Register (RCM_MR).....	363

## Chapter 14 System Mode Controller

14.1	Introduction.....	365
14.2	Modes of Operation.....	365
14.3	Memory Map and Register Descriptions.....	367
14.3.1	Power Mode Protection Register (SMC_PMPROT).....	367
14.3.2	Power Mode Control Register (SMC_PMCTRL).....	369
14.3.3	VLLS Control Register (SMC_VLLSCTRL).....	370
14.3.4	Power Mode Status Register (SMC_PMSTAT).....	371
14.4	Functional Description.....	372
14.4.1	Power Mode Transitions.....	372
14.4.2	Power Mode Entry/Exit Sequencing.....	375
14.4.3	Run Modes.....	378
14.4.4	Wait Modes.....	379
14.4.5	Stop Modes.....	380
14.4.6	Debug in Low Power Modes.....	383

## Chapter 15 Power Management Controller

15.1	Introduction.....	385
15.2	Features.....	385
15.3	Low-Voltage Detect (LVD) System.....	385
15.3.1	LVD Reset Operation.....	386
15.3.2	LVD Interrupt Operation.....	386
15.3.3	Low-Voltage Warning (LVW) Interrupt Operation.....	386
15.4	I/O Retention.....	387

Section Number	Title	Page
15.5	Memory Map and Register Descriptions.....	387
15.5.1	Low Voltage Detect Status and Control 1 Register (PMC_LVDSC1).....	388
15.5.2	Low Voltage Detect Status and Control 2 Register (PMC_LVDSC2).....	389
15.5.3	Regulator Status and Control Register (PMC_REGSC).....	390

## Chapter 16 Low-Leakage Wake-up Unit (LLWU)

16.1	Introduction.....	393
16.1.1	Features.....	393
16.1.2	Modes of operation.....	394
16.1.3	Block diagram.....	395
16.2	LLWU Signal Descriptions.....	396
16.3	Memory map/register definition.....	397
16.3.1	LLWU Pin Enable 1 Register (LLWU_PE1).....	398
16.3.2	LLWU Pin Enable 2 Register (LLWU_PE2).....	399
16.3.3	LLWU Pin Enable 3 Register (LLWU_PE3).....	400
16.3.4	LLWU Pin Enable 4 Register (LLWU_PE4).....	401
16.3.5	LLWU Module Enable Register (LLWU_ME).....	402
16.3.6	LLWU Flag 1 Register (LLWU_F1).....	404
16.3.7	LLWU Flag 2 Register (LLWU_F2).....	406
16.3.8	LLWU Flag 3 Register (LLWU_F3).....	407
16.3.9	LLWU Pin Filter 1 Register (LLWU_FILT1).....	409
16.3.10	LLWU Pin Filter 2 Register (LLWU_FILT2).....	410
16.3.11	LLWU Reset Enable Register (LLWU_RST).....	411
16.4	Functional description.....	412
16.4.1	LLS mode.....	412
16.4.2	VLLS modes.....	413
16.4.3	Initialization.....	413

**Chapter 17**  
**Miscellaneous Control Module (MCM)**

17.1	Introduction.....	415
17.1.1	Features.....	415
17.2	Memory Map/Register Descriptions.....	415
17.2.1	Crossbar switch (AXBS) slave configuration (MCM_PLASC).....	416
17.2.2	Crossbar switch (AXBS) master configuration (MCM_PLAMC).....	417
17.2.3	Control register (MCM_CR).....	417
17.2.4	Interrupt status and control register (MCM_ISCR).....	419
17.2.5	ETB counter control register (MCM_ETBCC).....	422
17.2.6	ETB reload register (MCM_ETBRL).....	423
17.2.7	ETB counter value register (MCM_ETBCNT).....	424
17.2.8	Fault address register (MCM_FADR).....	424
17.2.9	Fault attributes register (MCM_FATR).....	425
17.2.10	Fault data register (MCM_FDR).....	427
17.2.11	Process ID register (MCM_PID).....	427
17.3	Functional Description.....	428
17.3.1	Interrupts.....	428

**Chapter 18**  
**Crossbar Switch (AXBS)**

18.1	Introduction.....	431
18.1.1	Features.....	431
18.2	Memory Map / Register Definition.....	432
18.2.1	Priority Registers Slave (AXBS_PRSn).....	433
18.2.2	Control Register (AXBS_CRSn).....	437
18.2.3	Master General Purpose Control Register (AXBS_MGPCRn).....	439
18.3	Functional Description.....	439
18.3.1	General operation.....	440
18.3.2	Register coherency.....	441

Section Number	Title	Page
18.3.3	Arbitration.....	441
18.4	Initialization/application information.....	444

## Chapter 19 Memory Protection Unit (MPU)

19.1	Introduction.....	445
19.2	Overview.....	445
19.2.1	Block Diagram.....	445
19.2.2	Features.....	446
19.3	Memory Map/Register Definition.....	447
19.3.1	Control/Error Status Register (MPU_CESR).....	451
19.3.2	Error Address Register, Slave Port n (MPU_EAR <sub>n</sub> ).....	452
19.3.3	Error Detail Register, Slave Port n (MPU_EDR <sub>n</sub> ).....	453
19.3.4	Region Descriptor n, Word 0 (MPU_RGD <sub>n</sub> _WORD0).....	454
19.3.5	Region Descriptor n, Word 1 (MPU_RGD <sub>n</sub> _WORD1).....	455
19.3.6	Region Descriptor n, Word 2 (MPU_RGD <sub>n</sub> _WORD2).....	455
19.3.7	Region Descriptor n, Word 3 (MPU_RGD <sub>n</sub> _WORD3).....	458
19.3.8	Region Descriptor Alternate Access Control n (MPU_RGDAAC <sub>n</sub> ).....	459
19.4	Functional Description.....	461
19.4.1	Access Evaluation Macro.....	461
19.4.2	Putting It All Together and Error Terminations.....	462
19.4.3	Power Management.....	463
19.5	Initialization Information.....	463
19.6	Application Information.....	464

## Chapter 20 Peripheral Bridge (AIPS-Lite)

20.1	Introduction.....	467
20.1.1	Features.....	467
20.1.2	General operation.....	467

Section Number	Title	Page
20.2	Memory map/register definition.....	468
20.2.1	Master Privilege Register A (AIPS <sub>x</sub> _MPRA).....	469
20.2.2	Peripheral Access Control Register (AIPS <sub>x</sub> _PACR <sub>n</sub> ).....	473
20.2.3	Peripheral Access Control Register (AIPS <sub>x</sub> _PACR <sub>n</sub> ).....	479
20.3	Functional Description.....	484
20.3.1	Access support.....	484

## Chapter 21 Direct memory access multiplexer (DMAMUX)

21.1	Introduction.....	485
21.1.1	Overview.....	485
21.1.2	Features.....	486
21.1.3	Modes of operation.....	486
21.2	External signal description.....	487
21.3	Memory map/register definition.....	487
21.3.1	Channel Configuration Register (DMAMUX <sub>x</sub> _CHCFG <sub>n</sub> ).....	489
21.4	Functional description.....	489
21.4.1	DMA channels with periodic triggering capability.....	490
21.4.2	DMA channels with no triggering capability.....	492
21.4.3	"Always enabled" DMA sources.....	492
21.5	Initialization/application information.....	493
21.5.1	Reset.....	494
21.5.2	Enabling and configuring sources.....	494

## Chapter 22 Direct Memory Access Controller (eDMA)

22.1	Introduction.....	497
22.1.1	Block diagram.....	497
22.1.2	Block parts.....	498
22.1.3	Features.....	500
22.2	Modes of operation.....	501

Section Number	Title	Page
22.3	Memory map/register definition.....	501
22.3.1	Control Register (DMA_CR).....	529
22.3.2	Error Status Register (DMA_ES).....	531
22.3.3	Enable Request Register (DMA_ERQ).....	534
22.3.4	Enable Error Interrupt Register (DMA_EEI).....	537
22.3.5	Clear Enable Error Interrupt Register (DMA_CEEI).....	541
22.3.6	Set Enable Error Interrupt Register (DMA_SEEI).....	542
22.3.7	Clear Enable Request Register (DMA_CERQ).....	543
22.3.8	Set Enable Request Register (DMA_SERQ).....	544
22.3.9	Clear DONE Status Bit Register (DMA_CDNE).....	545
22.3.10	Set START Bit Register (DMA_SSRT).....	546
22.3.11	Clear Error Register (DMA_CERR).....	547
22.3.12	Clear Interrupt Request Register (DMA_CINT).....	548
22.3.13	Interrupt Request Register (DMA_INT).....	548
22.3.14	Error Register (DMA_ERR).....	552
22.3.15	Hardware Request Status Register (DMA_HRS).....	556
22.3.16	Channel n Priority Register (DMA_DCHPRIn).....	560
22.3.17	TCD Source Address (DMA_TCDn_SADDR).....	561
22.3.18	TCD Signed Source Address Offset (DMA_TCDn_SOFF).....	561
22.3.19	TCD Transfer Attributes (DMA_TCDn_ATTR).....	562
22.3.20	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCDn_NBYTES_MLNO).....	563
22.3.21	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCDn_NBYTES_MLOFFNO).....	563
22.3.22	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCDn_NBYTES_MLOFFYES).....	564
22.3.23	TCD Last Source Address Adjustment (DMA_TCDn_SLAST).....	565
22.3.24	TCD Destination Address (DMA_TCDn_DADDR).....	566
22.3.25	TCD Signed Destination Address Offset (DMA_TCDn_DOFF).....	566
22.3.26	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCDn_CITER_ELINKYES).....	567

Section Number	Title	Page
22.3.27	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCDn_CITER_ELINKNO).....	568
22.3.28	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCDn_DLASTSGA).....	569
22.3.29	TCD Control and Status (DMA_TCDn_CSR).....	569
22.3.30	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCDn_BITER_ELINKYES).....	572
22.3.31	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCDn_BITER_ELINKNO).....	573
22.4	Functional description.....	573
22.4.1	eDMA basic data flow.....	573
22.4.2	Error reporting and handling.....	576
22.4.3	Channel preemption.....	578
22.4.4	Performance.....	578
22.5	Initialization/application information.....	583
22.5.1	eDMA initialization.....	583
22.5.2	Programming errors.....	585
22.5.3	Arbitration mode considerations.....	586
22.5.4	Performing DMA transfers.....	587
22.5.5	Monitoring transfer descriptor status.....	591
22.5.6	Channel Linking.....	593
22.5.7	Dynamic programming.....	594

## Chapter 23 External Watchdog Monitor (EWM)

23.1	Introduction.....	599
23.1.1	Features.....	599
23.1.2	Modes of Operation.....	600
23.1.3	Block Diagram.....	601
23.2	EWM Signal Descriptions.....	602
23.3	Memory Map/Register Definition.....	602
23.3.1	Control Register (EWM_CTRL).....	602

Section Number	Title	Page
23.3.2	Service Register (EWM_SERV).....	603
23.3.3	Compare Low Register (EWM_CMPL).....	604
23.3.4	Compare High Register (EWM_CMPH).....	604
23.4	Functional Description.....	605
23.4.1	The EWM_out Signal.....	605
23.4.2	The EWM_in Signal.....	606
23.4.3	EWM Counter.....	606
23.4.4	EWM Compare Registers.....	607
23.4.5	EWM Refresh Mechanism.....	607
23.4.6	EWM Interrupt.....	607

## Chapter 24 Watchdog Timer (WDOG)

24.1	Introduction.....	609
24.2	Features.....	609
24.3	Functional Overview.....	611
24.3.1	Unlocking and Updating the Watchdog.....	612
24.3.2	The Watchdog Configuration Time (WCT).....	613
24.3.3	Refreshing the Watchdog.....	614
24.3.4	Windowed Mode of Operation.....	614
24.3.5	Watchdog Disabled Mode of Operation.....	614
24.3.6	Low Power Modes of Operation.....	615
24.3.7	Debug Modes of Operation.....	615
24.4	Testing the Watchdog.....	616
24.4.1	Quick Test.....	616
24.4.2	Byte Test.....	616
24.5	Backup Reset Generator.....	618
24.6	Generated Resets and Interrupts.....	618
24.7	Memory Map and Register Definition.....	619
24.7.1	Watchdog Status and Control Register High (WDOG_STCTRLH).....	620

Section Number	Title	Page
24.7.2	Watchdog Status and Control Register Low (WDOG_STCTRL)	622
24.7.3	Watchdog Time-out Value Register High (WDOG_TOVALH)	622
24.7.4	Watchdog Time-out Value Register Low (WDOG_TOVALL)	623
24.7.5	Watchdog Window Register High (WDOG_WINH)	623
24.7.6	Watchdog Window Register Low (WDOG_WINL)	624
24.7.7	Watchdog Refresh Register (WDOG_REFRESH)	624
24.7.8	Watchdog Unlock Register (WDOG_UNLOCK)	625
24.7.9	Watchdog Timer Output Register High (WDOG_TMROUTH)	625
24.7.10	Watchdog Timer Output Register Low (WDOG_TMROUTL)	626
24.7.11	Watchdog Reset Count Register (WDOG_RSTCNT)	626
24.7.12	Watchdog Prescaler Register (WDOG_PRESC)	627
24.8	Watchdog Operation with 8-bit access	627
24.8.1	General Guideline	627
24.8.2	Refresh and Unlock operations with 8-bit access	627
24.9	Restrictions on Watchdog Operation	629

## Chapter 25 Multipurpose Clock Generator (MCG)

25.1	Introduction	631
25.1.1	Features	631
25.1.2	Modes of Operation	635
25.2	External Signal Description	635
25.3	Memory Map/Register Definition	635
25.3.1	MCG Control 1 Register (MCG_C1)	636
25.3.2	MCG Control 2 Register (MCG_C2)	637
25.3.3	MCG Control 3 Register (MCG_C3)	639
25.3.4	MCG Control 4 Register (MCG_C4)	639
25.3.5	MCG Control 5 Register (MCG_C5)	641
25.3.6	MCG Control 6 Register (MCG_C6)	642
25.3.7	MCG Status Register (MCG_S)	643

Section Number	Title	Page
25.3.8	MCG Status and Control Register (MCG_SC).....	645
25.3.9	MCG Auto Trim Compare Value High Register (MCG_ATCVH).....	646
25.3.10	MCG Auto Trim Compare Value Low Register (MCG_ATCVL).....	647
25.3.11	MCG Control 7 Register (MCG_C7).....	647
25.3.12	MCG Control 8 Register (MCG_C8).....	648
25.3.13	MCG Control 10 Register (MCG_C10).....	649
25.3.14	MCG Control 11 Register (MCG_C11).....	650
25.3.15	MCG Control 12 Register (MCG_C12).....	651
25.3.16	MCG Status 2 Register (MCG_S2).....	652
25.4	Functional Description.....	654
25.4.1	MCG Mode State Diagram.....	654
25.4.2	Low Power Bit Usage.....	658
25.4.3	MCG Internal Reference Clocks.....	658
25.4.4	External Reference Clock.....	659
25.4.5	MCG Fixed Frequency Clock .....	659
25.4.6	MCG PLL Clock .....	660
25.4.7	MCG Auto TRIM (ATM).....	660
25.5	Initialization / Application Information.....	661
25.5.1	MCG Module Initialization Sequence.....	661
25.5.2	Using a 32.768 kHz Reference.....	664
25.5.3	MCG Mode Switching.....	664

## Chapter 26 Oscillator (OSC)

26.1	Introduction.....	675
26.2	Features and Modes.....	675
26.3	Block Diagram.....	676
26.4	OSC Signal Descriptions.....	676
26.5	External Crystal / Resonator Connections.....	677
26.6	External Clock Connections.....	678

<b>Section Number</b>	<b>Title</b>	<b>Page</b>
26.7	Memory Map/Register Definitions.....	679
26.7.1	OSC Memory Map/Register Definition.....	679
26.8	Functional Description.....	680
26.8.1	OSC Module States.....	681
26.8.2	OSC Module Modes.....	682
26.8.3	Counter.....	684
26.8.4	Reference Clock Pin Requirements.....	684
26.9	Reset.....	684
26.10	Low Power Modes Operation.....	685
26.11	Interrupts.....	685

## **Chapter 27 RTC Oscillator**

27.1	Introduction.....	687
27.1.1	Features and Modes.....	687
27.1.2	Block Diagram.....	687
27.2	RTC Signal Descriptions.....	688
27.2.1	EXTAL32 — Oscillator Input.....	688
27.2.2	XTAL32 — Oscillator Output.....	688
27.3	External Crystal Connections.....	689
27.4	Memory Map/Register Descriptions.....	689
27.5	Functional Description.....	689
27.6	Reset Overview.....	690
27.7	Interrupts.....	690

## **Chapter 28 Local Memory Controller**

28.1	Introduction.....	691
28.1.1	Block Diagram.....	691
28.1.2	Cache features.....	692

<b>Section Number</b>	<b>Title</b>	<b>Page</b>
28.2	Memory Map/Register Definition.....	694
28.2.1	Cache control register (LMEM_PCCCR).....	695
28.2.2	Cache line control register (LMEM_PCCLCR).....	696
28.2.3	Cache search address register (LMEM_PCCSAR).....	698
28.2.4	Cache read/write value register (LMEM_PCCCVR).....	699
28.2.5	Cache regions mode register (LMEM_PCCRM).....	700
28.2.6	Cache control register (LMEM_PSCCR).....	703
28.2.7	Cache line control register (LMEM_PSCLCR).....	704
28.2.8	Cache search address register (LMEM_PSCSAR).....	707
28.2.9	Cache read/write value register (LMEM_PSCCVR).....	708
28.2.10	Cache regions mode register (LMEM_PSCRM).....	708
28.3	Functional Description.....	711
28.3.1	LMEM Function.....	711
28.3.2	SRAM Function.....	712
28.3.3	Cache Function.....	715
28.3.4	Cache Control.....	716

## **Chapter 29**

### **Flash Memory Controller (FMC)**

29.1	Introduction.....	721
29.1.1	Overview.....	721
29.1.2	Features.....	722
29.2	Modes of operation.....	722
29.3	External signal description.....	722
29.4	Memory map and register descriptions.....	722
29.4.1	Flash Access Protection Register (FMC_PFAPR).....	728
29.4.2	Flash Bank 0-1 Control Register (FMC_PFB01CR).....	731
29.4.3	Flash Bank 2-3 Control Register (FMC_PFB23CR).....	734
29.4.4	Cache Tag Storage (FMC_TAGVDW0Sn).....	736
29.4.5	Cache Tag Storage (FMC_TAGVDW1Sn).....	737

Section Number	Title	Page
29.4.6	Cache Tag Storage (FMC_TAGVDW2Sn).....	738
29.4.7	Cache Tag Storage (FMC_TAGVDW3Sn).....	739
29.4.8	Cache Data Storage (uppermost word) (FMC_DATAW0SnUM).....	740
29.4.9	Cache Data Storage (mid-upper word) (FMC_DATAW0SnMU).....	741
29.4.10	Cache Data Storage (mid-lower word) (FMC_DATAW0SnML).....	742
29.4.11	Cache Data Storage (lowermost word) (FMC_DATAW0SnLM).....	743
29.4.12	Cache Data Storage (uppermost word) (FMC_DATAW1SnUM).....	744
29.4.13	Cache Data Storage (mid-upper word) (FMC_DATAW1SnMU).....	745
29.4.14	Cache Data Storage (mid-lower word) (FMC_DATAW1SnML).....	746
29.4.15	Cache Data Storage (lowermost word) (FMC_DATAW1SnLM).....	747
29.4.16	Cache Data Storage (uppermost word) (FMC_DATAW2SnUM).....	748
29.4.17	Cache Data Storage (mid-upper word) (FMC_DATAW2SnMU).....	749
29.4.18	Cache Data Storage (mid-lower word) (FMC_DATAW2SnML).....	750
29.4.19	Cache Data Storage (lowermost word) (FMC_DATAW2SnLM).....	751
29.4.20	Cache Data Storage (uppermost word) (FMC_DATAW3SnUM).....	752
29.4.21	Cache Data Storage (mid-upper word) (FMC_DATAW3SnMU).....	753
29.4.22	Cache Data Storage (mid-lower word) (FMC_DATAW3SnML).....	754
29.4.23	Cache Data Storage (lowermost word) (FMC_DATAW3SnLM).....	755
29.5	Functional description.....	755

## Chapter 30 Flash Memory Module (FTFE)

30.1	Introduction.....	757
30.1.1	Features.....	758
30.1.2	Block diagram.....	760
30.1.3	Glossary.....	761
30.2	External signal description.....	763
30.3	Memory map and registers.....	763
30.3.1	Flash configuration field description.....	763

<b>Section Number</b>	<b>Title</b>	<b>Page</b>
30.3.2	Program flash 0 IFR map.....	764
30.3.3	Data flash 0 IFR map.....	765
30.3.4	Register descriptions.....	767
30.4	Functional Description.....	780
30.4.1	Program flash memory swap.....	780
30.4.2	Flash Protection.....	780
30.4.3	FlexNVM Description.....	782
30.4.4	Interrupts.....	786
30.4.5	Flash Operation in Low-Power Modes.....	786
30.4.6	Functional modes of operation.....	787
30.4.7	Flash memory reads and ignored writes.....	787
30.4.8	Read while write (RWW).....	787
30.4.9	Flash Program and Erase.....	788
30.4.10	FTFE Command Operations.....	788
30.4.11	Margin Read Commands.....	797
30.4.12	Flash command descriptions.....	798
30.4.13	Security.....	827
30.4.14	Reset Sequence.....	830

## **Chapter 31 EzPort**

31.1	Overview.....	831
31.1.1	Introduction.....	831
31.1.2	Features.....	832
31.1.3	Modes of Operation.....	832
31.2	External Signal Description.....	833
31.2.1	EzPort Clock (EZP_CK).....	833
31.2.2	EzPort Chip Select (EZP_CS).....	833
31.2.3	EzPort Serial Data In (EZP_D).....	834
31.2.4	EzPort Serial Data Out (EZP_Q).....	834

Section Number	Title	Page
31.3	Command definition.....	834
31.3.1	Command Descriptions.....	835
31.4	Flash memory map for EzPort access.....	841

## Chapter 32 NAND Flash Controller (NFC)

32.1	Introduction.....	843
32.1.1	Block Diagram.....	844
32.1.2	Features.....	844
32.2	External Signal Description.....	845
32.3	Memory Map/Register Definition.....	846
32.3.1	Flash command 1 (NFC_CMD1).....	847
32.3.2	Flash command 2 (NFC_CMD2).....	847
32.3.3	Column address (NFC_CAR).....	848
32.3.4	Row address (NFC_RAR).....	849
32.3.5	Flash command repeat (NFC_RPT).....	850
32.3.6	Row address increment (NFC_RAI).....	850
32.3.7	Flash status 1 (NFC_SR1).....	851
32.3.8	Flash status 2 (NFC_SR2).....	851
32.3.9	DMA channel 1 address (NFC_DMA1).....	852
32.3.10	DMA configuration (NFC_DMCFG).....	852
32.3.11	Cach swap (NFC_SWAP).....	853
32.3.12	Sector size (NFC_SECSZ).....	854
32.3.13	Flash configuration (NFC_CFG).....	854
32.3.14	DMA channel 2 address (NFC_DMA2).....	856
32.3.15	Interrupt status (NFC_ISR).....	856
32.4	Functional Description.....	858
32.4.1	NFC Buffer Memory Space.....	859
32.4.2	Error Corrector Status.....	860

Section Number	Title	Page
32.4.3	NFC Basic Commands.....	861
32.4.4	Fast Flash Configuration for EDO.....	867
32.4.5	Organization of the Data in the NAND Flash.....	868
32.4.6	Flash Command Code Description.....	872
32.4.7	Interrupts.....	873

## Chapter 33 External Bus Interface (FlexBus)

33.1	Introduction.....	875
33.1.1	Overview.....	875
33.1.2	Features.....	875
33.1.3	Modes of Operation.....	876
33.2	Signal Descriptions.....	876
33.2.1	Address and Data Buses (FB_An, FB_Dn, FB_ADn).....	877
33.2.2	Chip Selects (FB_CS[5 :0]).....	877
33.2.3	Byte Enables (FB_BE_31_24, FB_BE_23_16, FB_BE_15_8, FB_BE_7_0).....	878
33.2.4	Output Enable (FB_OE).....	878
33.2.5	Read/Write (FB_R/W).....	878
33.2.6	Transfer Start/Address Latch Enable (FB_TS/FB_ALE).....	878
33.2.7	Transfer Size (FB_TSI[1:0]).....	879
33.2.8	Transfer Burst (FB_TBST).....	879
33.2.9	Transfer Acknowledge (FB_TA).....	880
33.3	Memory Map/Register Definition.....	880
33.3.1	Chip select address register (FB_CSAR <sub>n</sub> ).....	882
33.3.2	Chip select mask register (FB_CSMR <sub>n</sub> ).....	883
33.3.3	Chip select control register (FB_CSCR <sub>n</sub> ).....	884
33.3.4	Chip select port multiplexing control register (FB_CSPMCR).....	887
33.4	Functional Description.....	888
33.4.1	Chip-Select Operation.....	888
33.4.2	Data Transfer Operation.....	890

Section Number	Title	Page
33.4.3	Data Byte Alignment and Physical Connections.....	890
33.4.4	Address/Data Bus Multiplexing.....	891
33.4.5	Bus Cycle Execution.....	892
33.4.6	FlexBus Timing Examples.....	894
33.4.7	Burst Cycles.....	912
33.4.8	Extended Transfer Start/Address Latch Enable.....	921
33.4.9	Bus Errors.....	921
33.5	Initialization/Application Information.....	922
33.5.1	Initializing a Chip Select.....	922
33.5.2	Reconfiguring a Chip Select.....	922

## Chapter 34 DDR1/2/LP SDRAM Memory Controller (DDRMC)

34.1	Introduction.....	923
34.1.1	Block Diagram.....	923
34.1.2	Features.....	923
34.2	Modes of Operation.....	924
34.2.1	Main Modes.....	924
34.2.2	Low Power Modes.....	924
34.3	Signal Descriptions.....	926
34.3.1	Detailed Signal Descriptions.....	927
34.4	Memory Map and Registers.....	930
34.4.1	DDR Control Register 0 (DDR_CR00).....	934
34.4.2	DDR Control Register 1 (DDR_CR01).....	935
34.4.3	DDR Control Register 2 (DDR_CR02).....	936
34.4.4	DDR Control Register 3 (DDR_CR03).....	936
34.4.5	DDR Control Register 4 (DDR_CR04).....	938
34.4.6	DDR Control Register 5 (DDR_CR05).....	938
34.4.7	DDR Control Register 6 (DDR_CR06).....	939
34.4.8	DDR Control Register 7 (DDR_CR07).....	940

Section Number	Title	Page
34.4.9	DDR Control Register 8 (DDR_CR08).....	941
34.4.10	DDR Control Register 9 (DDR_CR09).....	942
34.4.11	DDR Control Register 10 (DDR_CR10).....	943
34.4.12	DDR Control Register 11 (DDR_CR11).....	944
34.4.13	DDR Control Register 12 (DDR_CR12).....	945
34.4.14	DDR Control Register 13 (DDR_CR13).....	946
34.4.15	DDR Control Register 14 (DDR_CR14).....	947
34.4.16	DDR Control Register 15 (DDR_CR15).....	947
34.4.17	DDR Control Register 16 (DDR_CR16).....	948
34.4.18	DDR Control Register 17 (DDR_CR17).....	949
34.4.19	DDR Control Register 18 (DDR_CR18).....	949
34.4.20	DDR Control Register 19 (DDR_CR19).....	950
34.4.21	DDR Control Register 20 (DDR_CR20).....	951
34.4.22	DDR Control Register 21 (DDR_CR21).....	952
34.4.23	DDR Control Register 22 (DDR_CR22).....	953
34.4.24	DDR Control Register 23 (DDR_CR23).....	953
34.4.25	DDR Control Register 24 (DDR_CR24).....	953
34.4.26	DDR Control Register 25 (DDR_CR25).....	954
34.4.27	DDR Control Register 26 (DDR_CR26).....	955
34.4.28	DDR Control Register 27 (DDR_CR27).....	956
34.4.29	DDR Control Register 28 (DDR_CR28).....	957
34.4.30	DDR Control Register 29 (DDR_CR29).....	959
34.4.31	DDR Control Register 30 (DDR_CR30).....	960
34.4.32	DDR Control Register 31 (DDR_CR31).....	961
34.4.33	DDR Control Register 32 (DDR_CR32).....	962
34.4.34	DDR Control Register 33 (DDR_CR33).....	962
34.4.35	DDR Control Register 34 (DDR_CR34).....	963
34.4.36	DDR Control Register 35 (DDR_CR35).....	964
34.4.37	DDR Control Register 36 (DDR_CR36).....	965

Section Number	Title	Page
34.4.38	DDR Control Register 37 (DDR_CR37).....	966
34.4.39	DDR Control Register 38 (DDR_CR38).....	967
34.4.40	DDR Control Register 39 (DDR_CR39).....	968
34.4.41	DDR Control Register 40 (DDR_CR40).....	969
34.4.42	DDR Control Register 41 (DDR_CR41).....	970
34.4.43	DDR Control Register 42 (DDR_CR42).....	971
34.4.44	DDR Control Register 43 (DDR_CR43).....	971
34.4.45	DDR Control Register 44 (DDR_CR44).....	973
34.4.46	DDR Control Register 45 (DDR_CR45).....	974
34.4.47	DDR Control Register 46 (DDR_CR46).....	975
34.4.48	DDR Control Register 47 (DDR_CR47).....	976
34.4.49	DDR Control Register 48 (DDR_CR48).....	978
34.4.50	DDR Control Register 49 (DDR_CR49).....	979
34.4.51	DDR Control Register 50 (DDR_CR50).....	980
34.4.52	DDR Control Register 51 (DDR_CR51).....	981
34.4.53	DDR Control Register 52 (DDR_CR52).....	982
34.4.54	DDR Control Register 53 (DDR_CR53).....	983
34.4.55	DDR Control Register 54 (DDR_CR54).....	984
34.4.56	DDR Control Register 55 (DDR_CR55).....	984
34.4.57	DDR Control Register 56 (DDR_CR56).....	985
34.4.58	DDR Control Register 57 (DDR_CR57).....	986
34.4.59	DDR Control Register 58 (DDR_CR58).....	987
34.4.60	DDR Control Register 59 (DDR_CR59).....	987
34.4.61	DDR Control Register 60 (DDR_CR60).....	988
34.4.62	DDR Control Register 61 (DDR_CR61).....	988
34.4.63	DDR Control Register 62 (DDR_CR62).....	989
34.4.64	DDR Control Register 63 (DDR_CR63).....	989
34.4.65	RCR Control Register (DDR_RCR).....	990
34.4.66	I/O Pad Control Register (DDR_PAD_CTRL).....	990

Section Number	Title	Page
34.5	Functional Description.....	992
34.5.1	High-Level Memory Controller Blocks.....	992
34.5.2	Address Mapping.....	992
34.5.3	Write Data Queue.....	994
34.5.4	DRAM Command Processing.....	994
34.5.5	Latency.....	995
34.5.6	Core Command Queue with Placement Logic.....	996
34.5.7	Command Execution Order After Placement.....	999
34.5.8	Low-Power Modes Entry and Exit.....	1000
34.5.9	Out-of-Range Address Checking.....	1004
34.5.10	Half Datapath Option.....	1005
34.6	Initialization and Application Information.....	1005

## Chapter 35 Cyclic redundancy check (CRC)

35.1	Introduction.....	1007
35.1.1	Features.....	1007
35.1.2	Block diagram.....	1007
35.1.3	Modes of operation.....	1008
35.2	Memory map and register descriptions.....	1008
35.2.1	CRC Data Register (CRC_CRC).....	1009
35.2.2	CRC Polynomial Register (CRC_GPOLY).....	1010
35.2.3	CRC Control Register (CRC_CTRL).....	1011
35.3	Functional description.....	1012
35.3.1	CRC initialization/re-initialization.....	1012
35.3.2	CRC calculations.....	1012
35.3.3	Transpose feature.....	1013
35.3.4	CRC result complement.....	1015

Section Number	Title	Page
<b>Chapter 36</b>		
<b>Memory-Mapped Cryptographic Acceleration Unit (MMCAU)</b>		
36.1	Introduction.....	1017
36.2	MMCAU Block Diagram.....	1017
36.3	Overview.....	1019
36.4	Features.....	1020
36.5	Memory Map/Register Definition.....	1020
36.5.1	Status Register (CAU_CASR).....	1022
36.5.2	Accumulator (CAU_CAA).....	1023
36.5.3	General Purpose Register (CAU_CAn).....	1023
36.6	Functional Description.....	1024
36.6.1	MMCAU Programming Model.....	1024
36.6.2	MMCAU Integrity Checks.....	1026
36.6.3	CAU Commands.....	1028
36.7	Application/Initialization Information.....	1035
36.7.1	Code Example.....	1035
36.7.2	Assembler Equate Values.....	1035
<b>Chapter 37</b>		
<b>Random Number Generator Accelerator (RNGA)</b>		
37.1	Introduction.....	1037
37.1.1	Overview.....	1037
37.2	Modes of Operation.....	1038
37.3	Memory Map and Register Definition.....	1038
37.3.1	RNGA Control Register (RNG_CR).....	1039
37.3.2	RNGA Status Register (RNG_SR).....	1040
37.3.3	RNGA Entropy Register (RNG_ER).....	1042
37.3.4	RNGA Output Register (RNG_OR).....	1043
37.4	Functional Description.....	1043
37.4.1	RNGA Output Register.....	1044

Section Number	Title	Page
37.4.2	RNGA Core/Control Logic Block.....	1044
37.5	Initialization/Application Information.....	1045

## Chapter 38 MCU DryIce

38.1	Introduction.....	1047
38.1.1	Features.....	1047
38.1.2	Modes of operation.....	1048
38.1.3	DryIce signal descriptions.....	1048
38.2	Register definition.....	1048
38.2.1	DryIce Secure Key Valid Register (DRY_SKVR).....	1050
38.2.2	DryIce Secure Key Write Lock Register (DRY_SKWLR).....	1051
38.2.3	DryIce Secure Key Read Lock Register (DRY_SKRLR).....	1051
38.2.4	DryIce Control Register (DRY_CR).....	1052
38.2.5	DryIce Status Register (DRY_SR).....	1053
38.2.6	DryIce Lock Register (DRY_LR).....	1055
38.2.7	DryIce Interrupt Enable Register (DRY_IER).....	1058
38.2.8	DryIce Tamper Seconds Register (DRY_TSR).....	1059
38.2.9	DryIce Tamper Enable Register (DRY_TER).....	1060
38.2.10	DryIce Pin Direction Register (DRY_PDR).....	1061
38.2.11	DryIce Pin Polarity Register (DRY_PPR).....	1062
38.2.12	DryIce Active Tamper Register (DRY_ATR <sub>n</sub> ).....	1063
38.2.13	DryIce Pin Glitch Filter Register (DRY_PGFR <sub>n</sub> ).....	1064
38.2.14	DryIce Write Access Control Register (DRY_WAC).....	1065
38.2.15	DryIce Read Access Control Register (DRY_RAC).....	1067
38.2.16	Secure Key Register (DRY_SKR <sub>n</sub> ).....	1070
38.2.17	Secure Write Access Control (DRY_SWAC).....	1070
38.2.18	Secure Read Access Control (DRY_SRAC).....	1071

Section Number	Title	Page
38.3	Functional description.....	1071
38.3.1	Power, clocking and reset.....	1071
38.3.2	Active tamper.....	1072
38.3.3	Internal tamper.....	1073
38.3.4	External tamper.....	1073
38.3.5	Secure storage.....	1074
38.3.6	Register lock.....	1074
38.3.7	Access control.....	1074
38.3.8	Interrupt.....	1075

## Chapter 39 Analog-to-Digital Converter (ADC)

39.1	Introduction.....	1077
39.1.1	Features.....	1077
39.1.2	Block diagram.....	1078
39.2	ADC Signal Descriptions.....	1079
39.2.1	Analog power (VDDA).....	1080
39.2.2	Analog ground (VSSA).....	1080
39.2.3	Voltage reference select.....	1080
39.2.4	Analog channel inputs (ADx).....	1081
39.2.5	Differential analog channel inputs (DADx).....	1081
39.3	Register Definition.....	1081
39.3.1	ADC status and control registers 1 (ADCx_SC1n).....	1087
39.3.2	ADC configuration register 1 (ADCx_CFG1).....	1090
39.3.3	Configuration register 2 (ADCx_CFG2).....	1092
39.3.4	ADC data result register (ADCx_Rn).....	1093
39.3.5	Compare value registers (ADCx_CVn).....	1095
39.3.6	Status and control register 2 (ADCx_SC2).....	1096
39.3.7	Status and control register 3 (ADCx_SC3).....	1098
39.3.8	ADC offset correction register (ADCx_OFS).....	1099

Section Number	Title	Page
39.3.9	ADC plus-side gain register (ADCx_PG).....	1100
39.3.10	ADC minus-side gain register (ADCx_MG).....	1100
39.3.11	ADC plus-side general calibration value register (ADCx_CLPD).....	1101
39.3.12	ADC plus-side general calibration value register (ADCx_CLPS).....	1102
39.3.13	ADC plus-side general calibration value register (ADCx_CLP4).....	1102
39.3.14	ADC plus-side general calibration value register (ADCx_CLP3).....	1103
39.3.15	ADC plus-side general calibration value register (ADCx_CLP2).....	1104
39.3.16	ADC plus-side general calibration value register (ADCx_CLP1).....	1104
39.3.17	ADC plus-side general calibration value register (ADCx_CLP0).....	1105
39.3.18	ADC PGA register (ADCx_PGA).....	1106
39.3.19	ADC minus-side general calibration value register (ADCx_CLMD).....	1107
39.3.20	ADC minus-side general calibration value register (ADCx_CLMS).....	1108
39.3.21	ADC minus-side general calibration value register (ADCx_CLM4).....	1109
39.3.22	ADC minus-side general calibration value register (ADCx_CLM3).....	1109
39.3.23	ADC minus-side general calibration value register (ADCx_CLM2).....	1110
39.3.24	ADC minus-side general calibration value register (ADCx_CLM1).....	1110
39.3.25	ADC minus-side general calibration value register (ADCx_CLM0).....	1111
39.4	Functional description.....	1111
39.4.1	PGA functional description.....	1112
39.4.2	Clock select and divide control.....	1113
39.4.3	Voltage reference selection.....	1114
39.4.4	Hardware trigger and channel selects.....	1114
39.4.5	Conversion control.....	1115
39.4.6	Automatic compare function.....	1122
39.4.7	Calibration function.....	1124
39.4.8	User defined offset function.....	1125
39.4.9	Temperature sensor.....	1126
39.4.10	MCU wait mode operation.....	1127

Section Number	Title	Page
39.4.11	MCU Normal Stop mode operation.....	1127
39.4.12	MCU Low Power Stop mode operation.....	1128
39.5	Initialization information.....	1129
39.5.1	ADC module initialization example.....	1129
39.6	Application information.....	1131
39.6.1	External pins and routing.....	1131
39.6.2	Sources of error.....	1133

## Chapter 40 Comparator (CMP)

40.1	Introduction.....	1139
40.2	CMP Features.....	1139
40.3	6-bit DAC Key Features.....	1140
40.4	ANMUX Key Features.....	1141
40.5	CMP, DAC, and ANMUX Diagram.....	1141
40.6	CMP Block Diagram.....	1142
40.7	Memory Map/Register Definitions.....	1144
40.7.1	CMP Control Register 0 (CMPx_CR0).....	1145
40.7.2	CMP Control Register 1 (CMPx_CR1).....	1146
40.7.3	CMP Filter Period Register (CMPx_FPR).....	1148
40.7.4	CMP Status and Control Register (CMPx_SCR).....	1148
40.7.5	DAC Control Register (CMPx_DACCR).....	1150
40.7.6	MUX Control Register (CMPx_MUXCR).....	1150
40.8	CMP Functional Description.....	1151
40.8.1	CMP Functional Modes.....	1152
40.8.2	Power Modes.....	1161
40.8.3	Startup and Operation.....	1162
40.8.4	Low Pass Filter.....	1163
40.9	CMP Interrupts.....	1165
40.10	CMP DMA Support.....	1165

Section Number	Title	Page
40.11	Digital to Analog Converter Block Diagram.....	1165
40.12	DAC Functional Description.....	1166
40.12.1	Voltage Reference Source Select.....	1166
40.13	DAC Resets.....	1166
40.14	DAC Clocks.....	1166
40.15	DAC Interrupts.....	1167

## Chapter 41 12-bit Digital-to-Analog Converter (DAC)

41.1	Introduction.....	1169
41.2	Features.....	1169
41.3	Block Diagram.....	1169
41.4	Memory Map/Register Definition.....	1171
41.4.1	DAC Data Low Register (DACx_DATnL).....	1175
41.4.2	DAC Data High Register (DACx_DATnH).....	1175
41.4.3	DAC Status Register (DACx_SR).....	1176
41.4.4	DAC Control Register (DACx_C0).....	1176
41.4.5	DAC Control Register 1 (DACx_C1).....	1178
41.4.6	DAC Control Register 2 (DACx_C2).....	1179
41.5	Functional Description.....	1179
41.5.1	DAC Data Buffer Operation.....	1179
41.5.2	DMA Operation.....	1181
41.5.3	Resets.....	1181
41.5.4	Low Power Mode Operation.....	1181

## Chapter 42 Voltage Reference (VREFV1)

42.1	Introduction.....	1183
42.1.1	Overview.....	1184
42.1.2	Features.....	1184
42.1.3	Modes of Operation.....	1184

Section Number	Title	Page
42.1.4	VREF Signal Descriptions.....	1185
42.2	Memory Map and Register Definition.....	1185
42.2.1	VREF Trim Register (VREF_TRM).....	1186
42.2.2	VREF Status and Control Register (VREF_SC).....	1187
42.3	Functional Description.....	1188
42.3.1	Voltage Reference Disabled, SC[VREFEN] = 0.....	1188
42.3.2	Voltage Reference Enabled, SC[VREFEN] = 1.....	1188
42.4	Initialization/Application Information.....	1189

## Chapter 43 Programmable Delay Block (PDB)

43.1	Introduction.....	1191
43.1.1	Features.....	1191
43.1.2	Implementation.....	1192
43.1.3	Back-to-back Acknowledgement Connections.....	1193
43.1.4	DAC External Trigger Input Connections.....	1193
43.1.5	Block Diagram.....	1193
43.1.6	Modes of Operation.....	1195
43.2	PDB Signal Descriptions.....	1195
43.3	Memory Map and Register Definition.....	1195
43.3.1	Status and Control Register (PDBx_SC).....	1197
43.3.2	Modulus Register (PDBx_MOD).....	1200
43.3.3	Counter Register (PDBx_CNT).....	1200
43.3.4	Interrupt Delay Register (PDBx_IDLY).....	1201
43.3.5	Channel n Control Register 1 (PDBx_CHnC1).....	1201
43.3.6	Channel n Status Register (PDBx_CHnS).....	1202
43.3.7	Channel n Delay 0 Register (PDBx_CHnDLY0).....	1203
43.3.8	Channel n Delay 1 Register (PDBx_CHnDLY1).....	1204
43.3.9	DAC Interval Trigger n Control Register (PDBx_DACINTCn).....	1204
43.3.10	DAC Interval n Register (PDBx_DACINTn).....	1205

Section Number	Title	Page
43.3.11	Pulse-Out n Enable Register (PDB <sub>x</sub> _POEN).....	1205
43.3.12	Pulse-Out n Delay Register (PDB <sub>x</sub> _POnDLY).....	1206
43.4	Functional Description.....	1206
43.4.1	PDB Pre-trigger and Trigger Outputs.....	1206
43.4.2	PDB Trigger Input Source Selection.....	1208
43.4.3	DAC Interval Trigger Outputs.....	1208
43.4.4	Pulse-Out's.....	1210
43.4.5	Updating the Delay Registers.....	1210
43.4.6	Interrupts.....	1211
43.4.7	DMA.....	1212
43.5	Application Information.....	1212
43.5.1	Impact of Using the Prescaler and Multiplication Factor on Timing Resolution.....	1212

## Chapter 44 FlexTimer (FTM)

44.1	Introduction.....	1213
44.1.1	FlexTimer Philosophy.....	1213
44.1.2	Features.....	1214
44.1.3	Modes of Operation.....	1215
44.1.4	Block Diagram.....	1215
44.2	FTM Signal Descriptions.....	1218
44.2.1	EXTCLK — FTM External Clock.....	1218
44.2.2	CH <sub>n</sub> — FTM Channel (n) I/O Pin.....	1218
44.2.3	FAULT <sub>j</sub> — FTM Fault Input.....	1218
44.2.4	PHA — FTM Quadrature Decoder Phase A Input.....	1219
44.2.5	PHB — FTM Quadrature Decoder Phase B Input.....	1219
44.3	Memory Map and Register Definition.....	1219
44.3.1	Module Memory Map.....	1219
44.3.2	Register Descriptions.....	1219
44.3.3	Status and Control (FTM <sub>x</sub> _SC).....	1228

Section Number	Title	Page
44.3.4	Counter (FTMx_CNT).....	1229
44.3.5	Modulo (FTMx_MOD).....	1230
44.3.6	Channel (n) Status and Control (FTMx_CnSC).....	1231
44.3.7	Channel (n) Value (FTMx_CnV).....	1234
44.3.8	Counter Initial Value (FTMx_CNTIN).....	1235
44.3.9	Capture and Compare Status (FTMx_STATUS).....	1235
44.3.10	Features Mode Selection (FTMx_MODE).....	1238
44.3.11	Synchronization (FTMx_SYNC).....	1239
44.3.12	Initial State for Channels Output (FTMx_OUTINIT).....	1242
44.3.13	Output Mask (FTMx_OUTMASK).....	1243
44.3.14	Function for Linked Channels (FTMx_COMBINE).....	1245
44.3.15	Deadtime Insertion Control (FTMx_DEADTIME).....	1250
44.3.16	FTM External Trigger (FTMx_EXTTRIG).....	1251
44.3.17	Channels Polarity (FTMx_POL).....	1253
44.3.18	Fault Mode Status (FTMx_FMS).....	1255
44.3.19	Input Capture Filter Control (FTMx_FILTER).....	1257
44.3.20	Fault Control (FTMx_FLTCTRL).....	1259
44.3.21	Quadrature Decoder Control and Status (FTMx_QDCTRL).....	1261
44.3.22	Configuration (FTMx_CONF).....	1263
44.3.23	FTM Fault Input Polarity (FTMx_FLTPOL).....	1264
44.3.24	Synchronization Configuration (FTMx_SYNCONF).....	1266
44.3.25	FTM Inverting Control (FTMx_INVCTRL).....	1268
44.3.26	FTM Software Output Control (FTMx_SWOCTRL).....	1269
44.3.27	FTM PWM Load (FTMx_PWMLOAD).....	1272
44.4	Functional Description.....	1273
44.4.1	Clock Source.....	1274
44.4.2	Prescaler.....	1275

Section Number	Title	Page
44.4.3	Counter.....	1275
44.4.4	Input Capture Mode.....	1280
44.4.5	Output Compare Mode.....	1283
44.4.6	Edge-Aligned PWM (EPWM) Mode.....	1284
44.4.7	Center-Aligned PWM (CPWM) Mode.....	1286
44.4.8	Combine Mode.....	1287
44.4.9	Complementary Mode.....	1295
44.4.10	Registers Updated from Write Buffers.....	1296
44.4.11	PWM Synchronization.....	1298
44.4.12	Inverting.....	1314
44.4.13	Software Output Control.....	1315
44.4.14	Deadtime Insertion.....	1317
44.4.15	Output Mask.....	1320
44.4.16	Fault Control.....	1321
44.4.17	Polarity Control.....	1324
44.4.18	Initialization.....	1325
44.4.19	Features Priority.....	1325
44.4.20	Channel Trigger Output.....	1326
44.4.21	Initialization Trigger.....	1327
44.4.22	Capture Test Mode.....	1329
44.4.23	DMA.....	1330
44.4.24	Dual Edge Capture Mode.....	1331
44.4.25	Quadrature Decoder Mode.....	1338
44.4.26	BDM Mode.....	1343
44.4.27	Intermediate Load.....	1344
44.4.28	Global Time Base (GTB).....	1346
44.5	Reset Overview.....	1347
44.6	FTM Interrupts.....	1349
44.6.1	Timer Overflow Interrupt.....	1349

Section Number	Title	Page
44.6.2	Channel (n) Interrupt.....	1349
44.6.3	Fault Interrupt.....	1349

## Chapter 45 Periodic Interrupt Timer (PIT)

45.1	Introduction.....	1351
45.1.1	Block Diagram.....	1351
45.1.2	Features.....	1352
45.2	Signal Description.....	1352
45.3	Memory Map/Register Description.....	1353
45.3.1	PIT Module Control Register (PIT_MCR).....	1354
45.3.2	Timer Load Value Register (PIT_LDVAL <sub>n</sub> ).....	1355
45.3.3	Current Timer Value Register (PIT_CVAL <sub>n</sub> ).....	1355
45.3.4	Timer Control Register (PIT_TCTRL <sub>n</sub> ).....	1356
45.3.5	Timer Flag Register (PIT_TFLG <sub>n</sub> ).....	1357
45.4	Functional Description.....	1357
45.4.1	General.....	1357
45.4.2	Interrupts.....	1359
45.5	Initialization and Application Information.....	1359

## Chapter 46 Low power timer (LPTMR)

46.1	Introduction.....	1361
46.1.1	Features.....	1361
46.1.2	Modes of operation.....	1361
46.2	LPTMR signal descriptions.....	1362
46.2.1	Detailed signal descriptions.....	1362
46.3	Memory map and register definition.....	1363
46.3.1	Low Power Timer Control Status Register (LPTMR <sub>x</sub> _CSR).....	1364
46.3.2	Low Power Timer Prescale Register (LPTMR <sub>x</sub> _PSR).....	1365
46.3.3	Low Power Timer Compare Register (LPTMR <sub>x</sub> _CMR).....	1367

Section Number	Title	Page
46.3.4	Low Power Timer Counter Register (LPTMR <sub>x</sub> _CNR).....	1367
46.4	Functional description.....	1368
46.4.1	LPTMR power and reset.....	1368
46.4.2	LPTMR clocking.....	1368
46.4.3	LPTMR prescaler/glitch filter.....	1368
46.4.4	LPTMR compare.....	1370
46.4.5	LPTMR counter.....	1370
46.4.6	LPTMR hardware trigger.....	1371
46.4.7	LPTMR interrupt.....	1371

## Chapter 47 Carrier Modulator Transmitter (CMT)

47.1	Introduction.....	1373
47.2	Features.....	1373
47.3	Block Diagram.....	1374
47.4	Modes of Operation.....	1375
47.4.1	Wait Mode Operation.....	1376
47.4.2	Stop Mode Operation.....	1376
47.5	CMT External Signal Descriptions.....	1377
47.5.1	CMT_IRO — Infrared Output.....	1377
47.6	Memory Map/Register Definition.....	1377
47.6.1	CMT Carrier Generator High Data Register 1 (CMT_CGH1).....	1378
47.6.2	CMT Carrier Generator Low Data Register 1 (CMT_CGL1).....	1379
47.6.3	CMT Carrier Generator High Data Register 2 (CMT_CGH2).....	1380
47.6.4	CMT Carrier Generator Low Data Register 2 (CMT_CGL2).....	1380
47.6.5	CMT Output Control Register (CMT_OC).....	1381
47.6.6	CMT Modulator Status and Control Register (CMT_MSC).....	1382
47.6.7	CMT Modulator Data Register Mark High (CMT_CMD1).....	1384
47.6.8	CMT Modulator Data Register Mark Low (CMT_CMD2).....	1384
47.6.9	CMT Modulator Data Register Space High (CMT_CMD3).....	1385

Section Number	Title	Page
47.6.10	CMT Modulator Data Register Space Low (CMT_CMD4).....	1385
47.6.11	CMT Primary Prescaler Register (CMT_PPS).....	1386
47.6.12	CMT Direct Memory Access (CMT_DMA).....	1387
47.7	Functional Description.....	1387
47.7.1	Clock Divider.....	1387
47.7.2	Carrier Generator.....	1388
47.7.3	Modulator.....	1390
47.7.4	Extended Space Operation.....	1394
47.8	CMT Interrupts and DMA.....	1396

## Chapter 48 Real Time Clock (RTC)

48.1	Introduction.....	1399
48.1.1	Features.....	1399
48.1.2	Modes of operation.....	1399
48.1.3	RTC signal descriptions.....	1400
48.2	Register definition.....	1401
48.2.1	RTC Time Seconds Register (RTC_TSR).....	1402
48.2.2	RTC Time Prescaler Register (RTC_TPR).....	1403
48.2.3	RTC Time Alarm Register (RTC_TAR).....	1403
48.2.4	RTC Time Compensation Register (RTC_TCR).....	1404
48.2.5	RTC Control Register (RTC_CR).....	1405
48.2.6	RTC Status Register (RTC_SR).....	1407
48.2.7	RTC Lock Register (RTC_LR).....	1408
48.2.8	RTC Interrupt Enable Register (RTC_IER).....	1410
48.2.9	RTC Tamper Time Seconds Register (RTC_TTSR).....	1411
48.2.10	RTC Monotonic Enable Register (RTC_MER).....	1411
48.2.11	RTC Monotonic Counter Low Register (RTC_MCLR).....	1412
48.2.12	RTC Monotonic Counter High Register (RTC_MCHR).....	1412
48.2.13	RTC Tamper Enable Register (RTC_TER).....	1413

Section Number	Title	Page
48.2.14	RTC Tamper Detect Register (RTC_TDR).....	1414
48.2.15	RTC Tamper Trim Register (RTC_TTR).....	1415
48.2.16	RTC Tamper Interrupt Register (RTC_TIR).....	1416
48.2.17	RTC Write Access Register (RTC_WAR).....	1417
48.2.18	RTC Read Access Register (RTC_RAR).....	1419
48.3	Functional description.....	1421
48.3.1	Power, clocking and reset.....	1421
48.3.2	Time counter.....	1423
48.3.3	Compensation.....	1423
48.3.4	Time alarm.....	1424
48.3.5	Update mode.....	1424
48.3.6	Monotonic counter.....	1425
48.3.7	Tamper detect.....	1425
48.3.8	Register lock.....	1426
48.3.9	Access control.....	1426
48.3.10	Interrupt.....	1426

## Chapter 49 10/100-Mbps Ethernet MAC (ENET)

49.1	Introduction.....	1429
49.1.1	Overview.....	1429
49.1.2	Features.....	1430
49.1.3	Block Diagram.....	1432
49.2	External Signal Description.....	1433
49.3	Memory Map/Register Definition.....	1435
49.3.1	Interrupt Event Register (ENET_EIR).....	1439
49.3.2	Interrupt Mask Register (ENET_EIMR).....	1441
49.3.3	Receive Descriptor Active Register (ENET_RDAR).....	1444
49.3.4	Transmit Descriptor Active Register (ENET_TDAR).....	1444
49.3.5	Ethernet Control Register (ENET_ECR).....	1445

Section Number	Title	Page
49.3.6	MII Management Frame Register (ENET_MMFR).....	1447
49.3.7	MII Speed Control Register (ENET_MSCR).....	1448
49.3.8	MIB Control Register (ENET_MIBC).....	1450
49.3.9	Receive Control Register (ENET_RCR).....	1451
49.3.10	Transmit Control Register (ENET_TCR).....	1453
49.3.11	Physical Address Lower Register (ENET_PALR).....	1455
49.3.12	Physical Address Upper Register (ENET_PAUR).....	1455
49.3.13	Opcode/Pause Duration Register (ENET_OPD).....	1456
49.3.14	Descriptor Individual Upper Address Register (ENET_IAUR).....	1456
49.3.15	Descriptor Individual Lower Address Register (ENET_IALR).....	1457
49.3.16	Descriptor Group Upper Address Register (ENET_GAUR).....	1457
49.3.17	Descriptor Group Lower Address Register (ENET_GALR).....	1458
49.3.18	Transmit FIFO Watermark Register (ENET_TFWR).....	1458
49.3.19	Receive Descriptor Ring Start Register (ENET_RDSR).....	1459
49.3.20	Transmit Buffer Descriptor Ring Start Register (ENET_TDSR).....	1460
49.3.21	Maximum Receive Buffer Size Register (ENET_MRBR).....	1460
49.3.22	Receive FIFO Section Full Threshold (ENET_RSFL).....	1461
49.3.23	Receive FIFO Section Empty Threshold (ENET_RSEM).....	1461
49.3.24	Receive FIFO Almost Empty Threshold (ENET_RAEM).....	1462
49.3.25	Receive FIFO Almost Full Threshold (ENET_RAFL).....	1462
49.3.26	Transmit FIFO Section Empty Threshold (ENET_TSEM).....	1463
49.3.27	Transmit FIFO Almost Empty Threshold (ENET_TAEM).....	1463
49.3.28	Transmit FIFO Almost Full Threshold (ENET_TAFL).....	1464
49.3.29	Transmit Inter-Packet Gap (ENET_TIPG).....	1464
49.3.30	Frame Truncation Length (ENET_FTRL).....	1465
49.3.31	Transmit Accelerator Function Configuration (ENET_TACC).....	1465
49.3.32	Receive Accelerator Function Configuration (ENET_RACC).....	1466
49.3.33	Timer Control Register (ENET_ATCR).....	1468
49.3.34	Timer Value Register (ENET_ATVR).....	1469

Section Number	Title	Page
49.3.35	Timer Offset Register (ENET_ATOFF).....	1470
49.3.36	Timer Period Register (ENET_ATPER).....	1470
49.3.37	Timer Correction Register (ENET_ATCOR).....	1471
49.3.38	Time-Stamping Clock Period Register (ENET_ATINC).....	1471
49.3.39	Timestamp of Last Transmitted Frame (ENET_ATSTMP).....	1472
49.3.40	Timer Global Status Register (ENET_TGSR).....	1472
49.3.41	Timer Control Status Register (ENET_TCSR <sub>n</sub> ).....	1473
49.3.42	Timer Compare Capture Register (ENET_TCCR <sub>n</sub> ).....	1474
49.3.43	Statistic Event Counters.....	1475
49.4	Functional Description.....	1478
49.4.1	Ethernet MAC Frame Formats.....	1478
49.4.2	IP and Higher Layers Frame Format.....	1481
49.4.3	IEEE 1588 Message Formats.....	1485
49.4.4	MAC Receive.....	1489
49.4.5	MAC Transmit.....	1494
49.4.6	Full Duplex Flow Control Operation.....	1498
49.4.7	Magic Packet Detection.....	1500
49.4.8	IP Accelerator Functions.....	1501
49.4.9	Resets and Stop Controls.....	1506
49.4.10	IEEE 1588 Functions.....	1509
49.4.11	FIFO Thresholds.....	1512
49.4.12	Loopback Options.....	1515

Section Number	Title	Page
49.4.13	Legacy Buffer Descriptors.....	1516
49.4.14	Enhanced Buffer Descriptors.....	1517
49.4.15	Client FIFO Application Interface.....	1524
49.4.16	FIFO Protection.....	1527
49.4.17	PHY Management Interface.....	1529
49.4.18	Ethernet Interfaces.....	1531

## Chapter 50 Universal Serial Bus OTG Controller (USBOTG)

50.1	Introduction.....	1537
50.1.1	USB.....	1537
50.1.2	USB On-The-Go.....	1538
50.1.3	USB-FS Features.....	1539
50.2	Functional Description.....	1539
50.2.1	Data Structures.....	1539
50.3	Programmers Interface.....	1540
50.3.1	Buffer Descriptor Table.....	1540
50.3.2	Rx vs. Tx as a USB Target Device or USB Host.....	1541
50.3.3	Addressing Buffer Descriptor Table Entries.....	1542
50.3.4	Buffer Descriptor Formats.....	1542
50.3.5	USB Transaction.....	1545
50.4	Memory Map/Register Definitions.....	1547
50.4.1	Peripheral ID Register (USB <sub>x</sub> _PERID).....	1550
50.4.2	Peripheral ID Complement Register (USB <sub>x</sub> _IDCOMP).....	1550
50.4.3	Peripheral Revision Register (USB <sub>x</sub> _REV).....	1551
50.4.4	Peripheral Additional Info Register (USB <sub>x</sub> _ADDINFO).....	1551
50.4.5	OTG Interrupt Status Register (USB <sub>x</sub> _OTGISTAT).....	1552
50.4.6	OTG Interrupt Control Register (USB <sub>x</sub> _OTGICR).....	1553
50.4.7	OTG Status Register (USB <sub>x</sub> _OTGSTAT).....	1554
50.4.8	OTG Control Register (USB <sub>x</sub> _OTGCTL).....	1555

Section Number	Title	Page
50.4.9	Interrupt Status Register (USB <sub>x</sub> _ISTAT).....	1556
50.4.10	Interrupt Enable Register (USB <sub>x</sub> _INTEN).....	1557
50.4.11	Error Interrupt Status Register (USB <sub>x</sub> _ERRSTAT).....	1558
50.4.12	Error Interrupt Enable Register (USB <sub>x</sub> _ERREN).....	1559
50.4.13	Status Register (USB <sub>x</sub> _STAT).....	1560
50.4.14	Control Register (USB <sub>x</sub> _CTL).....	1561
50.4.15	Address Register (USB <sub>x</sub> _ADDR).....	1562
50.4.16	BDT Page Register 1 (USB <sub>x</sub> _BDTPAGE1).....	1563
50.4.17	Frame Number Register Low (USB <sub>x</sub> _FRMNUML).....	1563
50.4.18	Frame Number Register High (USB <sub>x</sub> _FRMNUMH).....	1564
50.4.19	Token Register (USB <sub>x</sub> _TOKEN).....	1565
50.4.20	SOF Threshold Register (USB <sub>x</sub> _SOFTHL).....	1566
50.4.21	BDT Page Register 2 (USB <sub>x</sub> _BDTPAGE2).....	1566
50.4.22	BDT Page Register 3 (USB <sub>x</sub> _BDTPAGE3).....	1567
50.4.23	Endpoint Control Register (USB <sub>x</sub> _ENDPT <sub>n</sub> ).....	1567
50.4.24	USB Control Register (USB <sub>x</sub> _USBCTRL).....	1568
50.4.25	USB OTG Observe Register (USB <sub>x</sub> _OBSERVE).....	1569
50.4.26	USB OTG Control Register (USB <sub>x</sub> _CONTROL).....	1570
50.4.27	USB Transceiver Control Register 0 (USB <sub>x</sub> _USBTRC0).....	1570
50.4.28	Frame Adjust Register (USB <sub>x</sub> _USBFRMADJUST).....	1571
50.5	OTG and Host Mode Operation.....	1572
50.6	Host Mode Operation Examples.....	1572
50.7	On-The-Go Operation.....	1575
50.7.1	OTG Dual Role A Device Operation.....	1576
50.7.2	OTG Dual Role B Device Operation.....	1577

## Chapter 51 USB Device Charger Detection Module (USBDCD)

51.1	Preface.....	1579
51.1.1	References.....	1579

<b>Section Number</b>	<b>Title</b>	<b>Page</b>
51.1.2	Acronyms and Abbreviations.....	1579
51.1.3	Glossary.....	1580
51.2	Introduction.....	1580
51.2.1	Block Diagram.....	1580
51.2.2	Features.....	1581
51.2.3	Modes of Operation.....	1581
51.3	Module Signal Description.....	1582
51.3.1	USB Signal Descriptions.....	1582
51.4	Memory Map/Register Definition.....	1583
51.4.1	Control Register (USBDCD_CONTROL).....	1584
51.4.2	Clock Register (USBDCD_CLOCK).....	1585
51.4.3	Status Register (USBDCD_STATUS).....	1586
51.4.4	TIMER0 Register (USBDCD_TIMER0).....	1588
51.4.5	USBDCD_TIMER1.....	1589
51.4.6	USBDCD_TIMER2.....	1589
51.5	Functional Description.....	1590
51.5.1	The Charger Detection Sequence.....	1591
51.5.2	Interrupts and Events.....	1601
51.5.3	Resets.....	1602
51.6	Initialization Information.....	1603
51.7	Application Information.....	1603
51.7.1	External Pullups.....	1603
51.7.2	Dead or Weak Battery.....	1603
51.7.3	Handling Unplug Events.....	1604

## **Chapter 52**

### **USB Voltage Regulator**

52.1	Introduction.....	1605
52.1.1	Overview.....	1605
52.1.2	Features.....	1606

Section Number	Title	Page
52.1.3	Modes of Operation.....	1607
52.2	USB Voltage Regulator Module Signal Descriptions.....	1607

## Chapter 53 USB High Speed OTG Controller (USBHS)

53.1	Introduction.....	1609
53.1.1	Overview.....	1609
53.1.2	Features.....	1610
53.1.3	Modes of Operation.....	1611
53.2	External Signal Description.....	1611
53.3	Memory Map/Register Definition.....	1612
53.3.1	Identification Register (USBHS_ID).....	1617
53.3.2	General Hardware Parameters Register (USBHS_HWGENERAL).....	1618
53.3.3	Host Hardware Parameters Register (USBHS_HWHOST).....	1619
53.3.4	Device Hardware Parameters Register (USBHS_HWDEVICE).....	1619
53.3.5	Transmit Buffer Hardware Parameters Register (USBHS_HWTXBUF).....	1620
53.3.6	Receive Buffer Hardware Parameters Register (USBHS_HWRXBUF).....	1621
53.3.7	General Purpose Timer n Load Register (USBHS_GPTIMERnLD).....	1622
53.3.8	General Purpose Timer n Control Register (USBHS_GPTIMERnCTL).....	1623
53.3.9	System Bus Interface Configuration Register (USBHS_USB_SBUSCFG).....	1624
53.3.10	Host Controller Interface Version and Capability Registers Length Register (USBHS_HCVERSION).....	1625
53.3.11	Host Controller Structural Parameters Register (USBHS_HCSPARAMS).....	1626
53.3.12	Host Controller Capability Parameters Register (USBHS_HCCPARAMS).....	1628
53.3.13	Device Controller Interface Version (USBHS_DCVERSION).....	1629
53.3.14	Device Controller Capability Parameters (USBHS_DCCPARAMS).....	1630
53.3.15	USB Command Register (USBHS_USBCMD).....	1631
53.3.16	USB Status Register (USBHS_USBSTS).....	1634
53.3.17	USB Interrupt Enable Register (USBHS_USBINTR).....	1638
53.3.18	Frame Index Register (USBHS_FRINDEX).....	1640
53.3.19	Periodic Frame List Base Address Register (USBHS_PERIODICLISTBASE).....	1642

Section Number	Title	Page
53.3.20	Device Address Register (USBHS_DEVICEADDR).....	1642
53.3.21	Current Asynchronous List Address Register (USBHS_ASYNCLISTADDR).....	1643
53.3.22	Endpoint List Address Register (USBHS_EPLISTADDR).....	1644
53.3.23	Host TT Asynchronous Buffer Control (USBHS_TTCTRL).....	1645
53.3.24	Master Interface Data Burst Size Register (USBHS_BURSTSIZE).....	1646
53.3.25	Transmit FIFO Tuning Control Register (USBHS_TXFILLTUNING).....	1646
53.3.26	ULPI Register Access (USBHS_ULPI_VIEWPORT).....	1648
53.3.27	Endpoint NAK Register (USBHS_ENDPTNAK).....	1650
53.3.28	Endpoint NAK Enable Register (USBHS_ENDPTNAKEN).....	1651
53.3.29	Configure Flag Register (USBHS_CONFIGFLAG).....	1652
53.3.30	Port Status and Control Registers (USBHS_PORTSC1).....	1652
53.3.31	On-the-Go Status and Control Register (USBHS_OTGSC).....	1658
53.3.32	USB Mode Register (USBHS_USBMODE).....	1662
53.3.33	Endpoint Setup Status Register (USBHS_EPSETUPSR).....	1664
53.3.34	Endpoint Initialization Register (USBHS_EPPRIME).....	1664
53.3.35	Endpoint Flush Register (USBHS_EPFLUSH).....	1665
53.3.36	Endpoint Status Register (USBHS_EPSR).....	1666
53.3.37	Endpoint Complete Register (USBHS_EPCOMPLETE).....	1667
53.3.38	Endpoint Control Register 0 (USBHS_EPCR0).....	1668
53.3.39	Endpoint Control Register n (USBHS_EPCR <sub>n</sub> ).....	1670
53.3.40	USB General Control Register (USBHS_USBGENCTRL).....	1672
53.4	Functional Description.....	1673
53.4.1	System Interface.....	1673
53.4.2	DMA Engine.....	1673
53.4.3	FIFO RAM Controller.....	1674
53.5	Initialization/Application Information.....	1674
53.5.1	Host Operation.....	1674

Section Number	Title	Page
53.5.2	Device Data Structures.....	1674
53.5.3	Device Operation.....	1681
53.5.4	Servicing Interrupts.....	1703
53.5.5	Deviations from the EHCI Specifications.....	1704

## Chapter 54 CAN (FlexCAN)

54.1	Introduction.....	1713
54.1.1	Overview.....	1714
54.1.2	FlexCAN Module Features.....	1715
54.1.3	Modes of Operation.....	1716
54.2	FlexCAN Signal Descriptions.....	1718
54.2.1	CAN Rx .....	1718
54.2.2	CAN Tx .....	1718
54.3	Memory Map/Register Definition.....	1718
54.3.1	FlexCAN Memory Mapping.....	1718
54.3.2	Module Configuration Register (CANx_MCR).....	1724
54.3.3	Control 1 Register (CANx_CTRL1).....	1729
54.3.4	Free Running Timer (CANx_TIMER).....	1732
54.3.5	Rx Mailboxes Global Mask Register (CANx_RXMGMASK).....	1733
54.3.6	Rx 14 Mask Register (CANx_RX14MASK).....	1734
54.3.7	Rx 15 Mask Register (CANx_RX15MASK).....	1735
54.3.8	Error Counter (CANx_ECR).....	1736
54.3.9	Error and Status 1 Register (CANx_ESR1).....	1737
54.3.10	Interrupt Masks 2 Register (CANx_IMASK2).....	1741
54.3.11	Interrupt Masks 1 Register (CANx_IMASK1).....	1742
54.3.12	Interrupt Flags 2 Register (CANx_IFLAG2).....	1742
54.3.13	Interrupt Flags 1 Register (CANx_IFLAG1).....	1743
54.3.14	Control 2 Register (CANx_CTRL2).....	1746
54.3.15	Error and Status 2 Register (CANx_ESR2).....	1749

Section Number	Title	Page
54.3.16	CRC Register (CAN <sub>x</sub> _CRCR).....	1750
54.3.17	Rx FIFO Global Mask Register (CAN <sub>x</sub> _RXFGMASK).....	1751
54.3.18	Rx FIFO Information Register (CAN <sub>x</sub> _RXFIR).....	1752
54.3.19	Rx Individual Mask Registers (CAN <sub>x</sub> _RXIMR <sub>n</sub> ).....	1753
54.3.56	Message Buffer Structure.....	1754
54.3.57	Rx FIFO Structure.....	1760
54.4	Functional Description.....	1763
54.4.1	Transmit Process.....	1763
54.4.2	Arbitration process.....	1764
54.4.3	Receive Process.....	1768
54.4.4	Matching Process.....	1770
54.4.5	Move Process.....	1774
54.4.6	Data Coherence.....	1776
54.4.7	Rx FIFO.....	1780
54.4.8	CAN Protocol Related Features.....	1781
54.4.9	Modes of Operation Details.....	1788
54.4.10	Interrupts.....	1792
54.4.11	Bus Interface.....	1793
54.5	Initialization/Application Information.....	1794
54.5.1	FlexCAN Initialization Sequence.....	1794

## Chapter 55 SPI (DSPI)

55.1	Introduction.....	1797
55.1.1	Block Diagram.....	1797
55.1.2	Features.....	1798
55.1.3	DSPI Configurations.....	1799
55.1.4	Modes of Operation.....	1800
55.2	DSPI Signal Descriptions.....	1802
55.2.1	PCS0/SS — Peripheral Chip Select/Slave Select.....	1802

Section Number	Title	Page
55.2.2	PCS1 - PCS3 — Peripheral Chip Selects 1 - 3.....	1802
55.2.3	PCS4 — Peripheral Chip Select 4.....	1803
55.2.4	PCS5/PCSS — Peripheral Chip Select 5/Peripheral Chip Select Strobe.....	1803
55.2.5	SIN — Serial Input.....	1803
55.2.6	SOUT — Serial Output.....	1803
55.2.7	SCK — Serial Clock.....	1803
55.3	Memory Map/Register Definition.....	1804
55.3.1	DSPI Module Configuration Register (SPLx_MCR).....	1807
55.3.2	DSPI Transfer Count Register (SPLx_TCR).....	1810
55.3.3	DSPI Clock and Transfer Attributes Register (In Master Mode) (SPLx_CTAR <sub>n</sub> ).....	1810
55.3.4	DSPI Clock and Transfer Attributes Register (In Slave Mode) (SPLx_CTAR <sub>n</sub> _SLAVE).....	1815
55.3.5	DSPI Status Register (SPLx_SR).....	1816
55.3.6	DSPI DMA/Interrupt Request Select and Enable Register (SPLx_RSER).....	1819
55.3.7	DSPI PUSH TX FIFO Register In Master Mode (SPLx_PUSHR).....	1821
55.3.8	DSPI PUSH TX FIFO Register In Slave Mode (SPLx_PUSHR_SLAVE).....	1823
55.3.9	DSPI POP RX FIFO Register (SPLx_POPR).....	1823
55.3.10	DSPI Transmit FIFO Registers (SPLx_TXFR <sub>n</sub> ).....	1824
55.3.11	DSPI Receive FIFO Registers (SPLx_RXFR <sub>n</sub> ).....	1825
55.4	Functional Description.....	1825
55.4.1	Start and Stop of DSPI Transfers.....	1826
55.4.2	Serial Peripheral Interface (SPI) Configuration.....	1827
55.4.3	DSPI Baud Rate and Clock Delay Generation.....	1830
55.4.4	Transfer Formats.....	1834
55.4.5	Continuous Serial Communications Clock.....	1839
55.4.6	Slave Mode Operation Constraints.....	1840
55.4.7	Interrupts/DMA Requests.....	1841
55.4.8	Power Saving Features.....	1843
55.5	Initialization/Application Information.....	1844
55.5.1	How to Manage DSPI Queues.....	1844

Section Number	Title	Page
55.5.2	Switching Master and Slave Mode.....	1845
55.5.3	Baud Rate Settings.....	1846
55.5.4	Delay Settings.....	1846
55.5.5	Calculation of FIFO Pointer Addresses.....	1847

## Chapter 56 Inter-Integrated Circuit (I2C)

56.1	Introduction.....	1851
56.1.1	Features.....	1851
56.1.2	Modes of Operation.....	1852
56.1.3	Block Diagram.....	1852
56.2	I2C Signal Descriptions.....	1853
56.3	Memory Map and Register Descriptions.....	1853
56.3.1	I2C Address Register 1 (I2Cx_A1).....	1855
56.3.2	I2C Frequency Divider register (I2Cx_F).....	1855
56.3.3	I2C Control Register 1 (I2Cx_C1).....	1856
56.3.4	I2C Status Register (I2Cx_S).....	1858
56.3.5	I2C Data I/O register (I2Cx_D).....	1860
56.3.6	I2C Control Register 2 (I2Cx_C2).....	1861
56.3.7	I2C Programmable Input Glitch Filter register (I2Cx_FLT).....	1862
56.3.8	I2C Range Address register (I2Cx_RA).....	1862
56.3.9	I2C SMBus Control and Status register (I2Cx_SMB).....	1863
56.3.10	I2C Address Register 2 (I2Cx_A2).....	1864
56.3.11	I2C SCL Low Timeout Register High (I2Cx_SLTH).....	1865
56.3.12	I2C SCL Low Timeout Register Low (I2Cx_SLTL).....	1865
56.4	Functional Description.....	1866
56.4.1	I2C Protocol.....	1866
56.4.2	10-bit Address.....	1871
56.4.3	Address Matching.....	1872

Section Number	Title	Page
56.4.4	System Management Bus Specification.....	1873
56.4.5	Resets.....	1876
56.4.6	Interrupts.....	1876
56.4.7	Programmable Input Glitch Filter.....	1878
56.4.8	Address Matching Wakeup.....	1878
56.4.9	DMA Support.....	1879
56.5	Initialization/Application Information.....	1879

## Chapter 57

### Universal Asynchronous Receiver/Transmitter (UART)

57.1	Introduction.....	1883
57.1.1	Features.....	1883
57.1.2	Modes of operation.....	1885
57.2	UART signal descriptions.....	1886
57.2.1	Detailed signal descriptions.....	1887
57.3	Memory map and registers.....	1888
57.3.1	UART Baud Rate Registers: High (UARTx_BDH).....	1902
57.3.2	UART Baud Rate Registers: Low (UARTx_BDL).....	1904
57.3.3	UART Control Register 1 (UARTx_C1).....	1905
57.3.4	UART Control Register 2 (UARTx_C2).....	1907
57.3.5	UART Status Register 1 (UARTx_S1).....	1909
57.3.6	UART Status Register 2 (UARTx_S2).....	1912
57.3.7	UART Control Register 3 (UARTx_C3).....	1914
57.3.8	UART Data Register (UARTx_D).....	1915
57.3.9	UART Match Address Registers 1 (UARTx_MA1).....	1917
57.3.10	UART Match Address Registers 2 (UARTx_MA2).....	1917
57.3.11	UART Control Register 4 (UARTx_C4).....	1918
57.3.12	UART Control Register 5 (UARTx_C5).....	1919
57.3.13	UART Extended Data Register (UARTx_ED).....	1920
57.3.14	UART Modem Register (UARTx_MODEM).....	1921

Section Number	Title	Page
57.3.15	UART Infrared Register (UARTx_IR).....	1922
57.3.16	UART FIFO Parameters (UARTx_PFIPO).....	1923
57.3.17	UART FIFO Control Register (UARTx_CFIPO).....	1925
57.3.18	UART FIFO Status Register (UARTx_SFIPO).....	1926
57.3.19	UART FIFO Transmit Watermark (UARTx_TWFIPO).....	1927
57.3.20	UART FIFO Transmit Count (UARTx_TCFIPO).....	1928
57.3.21	UART FIFO Receive Watermark (UARTx_RWFIPO).....	1928
57.3.22	UART FIFO Receive Count (UARTx_RCFIPO).....	1929
57.3.23	UART 7816 Control Register (UARTx_C7816).....	1930
57.3.24	UART 7816 Interrupt Enable Register (UARTx_IE7816).....	1932
57.3.25	UART 7816 Interrupt Status Register (UARTx_IS7816).....	1933
57.3.26	UART 7816 Wait Parameter Register (UARTx_WP7816T0).....	1935
57.3.27	UART 7816 Wait Parameter Register (UARTx_WP7816T1).....	1936
57.3.28	UART 7816 Wait N Register (UARTx_WN7816).....	1937
57.3.29	UART 7816 Wait FD Register (UARTx_WF7816).....	1937
57.3.30	UART 7816 Error Threshold Register (UARTx_ET7816).....	1938
57.3.31	UART 7816 Transmit Length Register (UARTx_TL7816).....	1939
57.3.32	UART CEA709.1-B Control Register 6 (UARTx_C6).....	1939
57.3.33	UART CEA709.1-B Packet Cycle Time Counter High (UARTx_PCTH).....	1940
57.3.34	UART CEA709.1-B Packet Cycle Time Counter Low (UARTx_PCTL).....	1941
57.3.35	UART CEA709.1-B Beta1 Timer (UARTx_BIT).....	1942
57.3.36	UART CEA709.1-B Secondary Delay Timer High (UARTx_SDTH).....	1942
57.3.37	UART CEA709.1-B Secondary Delay Timer Low (UARTx_SDTL).....	1943
57.3.38	UART CEA709.1-B Preamble (UARTx_PRE).....	1943
57.3.39	UART CEA709.1-B Transmit Packet Length (UARTx_TPL).....	1944
57.3.40	UART CEA709.1-B Interrupt Enable Register (UARTx_IE).....	1944
57.3.41	UART CEA709.1-B WBASE (UARTx_WB).....	1946
57.3.42	UART CEA709.1-B Status Register (UARTx_S3).....	1946
57.3.43	UART CEA709.1-B Status Register (UARTx_S4).....	1948

Section Number	Title	Page
57.3.44	UART CEA709.1-B Received Packet Length (UARTx_RPL).....	1949
57.3.45	UART CEA709.1-B Received Preamble Length (UARTx_RPREL).....	1950
57.3.46	UART CEA709.1-B Collision Pulse Width (UARTx_CPW).....	1950
57.3.47	UART CEA709.1-B Receive Indeterminate Time (UARTx_RIDT).....	1951
57.3.48	UART CEA709.1-B Transmit Indeterminate Time (UARTx_TIDT).....	1951
57.4	Functional description.....	1952
57.4.1	CEA709.1-B.....	1952
57.4.2	Transmitter.....	1962
57.4.3	Receiver.....	1968
57.4.4	Baud rate generation.....	1977
57.4.5	Data format (non ISO-7816).....	1979
57.4.6	Single-wire operation.....	1982
57.4.7	Loop operation.....	1983
57.4.8	ISO-7816 / smartcard support.....	1983
57.4.9	Infrared interface.....	1988
57.5	Reset.....	1989
57.6	System level interrupt sources.....	1989
57.6.1	RXEDGIF description.....	1990
57.7	DMA operation.....	1991
57.8	Application information.....	1991
57.8.1	Transmit/receive data buffer operation.....	1992
57.8.2	ISO-7816 initialization sequence.....	1992
57.8.3	Initialization sequence (non ISO-7816).....	1994
57.8.4	Overrun (OR) flag implications.....	1995
57.8.5	Overrun NACK considerations.....	1996
57.8.6	Match address registers.....	1997
57.8.7	Modem feature.....	1997
57.8.8	IrDA minimum pulse width.....	1998
57.8.9	Clearing 7816 wait timer (WT, BWT, CWT) interrupts.....	1998

Section Number	Title	Page
57.8.10	Legacy and reverse compatibility considerations.....	1999

## Chapter 58 Secured digital host controller (SDHC)

58.1	Introduction.....	2001
58.2	Overview.....	2001
58.2.1	Supported types of cards.....	2001
58.2.2	SDHC block diagram.....	2002
58.2.3	Features.....	2003
58.2.4	Modes and operations.....	2004
58.3	SDHC signal descriptions.....	2005
58.4	Memory map and register definition.....	2006
58.4.1	DMA System Address Register (SDHC_DSADDR).....	2007
58.4.2	Block Attributes Register (SDHC_BLKATTR).....	2008
58.4.3	Command Argument Register (SDHC_CMDARG).....	2009
58.4.4	Transfer Type Register (SDHC_XFERTYP).....	2010
58.4.5	Command Response 0 (SDHC_CMDRSP0).....	2014
58.4.6	Command Response 1 (SDHC_CMDRSP1).....	2015
58.4.7	Command Response 2 (SDHC_CMDRSP2).....	2015
58.4.8	Command Response 3 (SDHC_CMDRSP3).....	2015
58.4.9	Buffer Data Port Register (SDHC_DATPORT).....	2017
58.4.10	Present State Register (SDHC_PRSTAT).....	2017
58.4.11	Protocol Control Register (SDHC_PROCTL).....	2022
58.4.12	System Control Register (SDHC_SYSCTL).....	2026
58.4.13	Interrupt Status Register (SDHC_IRQSTAT).....	2029
58.4.14	Interrupt Status Enable Register (SDHC_IRQSTATEN).....	2035
58.4.15	Interrupt Signal Enable Register (SDHC_IRQSIGEN).....	2038
58.4.16	Auto CMD12 Error Status Register (SDHC_AC12ERR).....	2040
58.4.17	Host Controller Capabilities (SDHC_HTCAPBLT).....	2043
58.4.18	Watermark Level Register (SDHC_WML).....	2045

<b>Section Number</b>	<b>Title</b>	<b>Page</b>
58.4.19	Force Event Register (SDHC_FEVT).....	2046
58.4.20	ADMA Error Status Register (SDHC_ADMAES).....	2048
58.4.21	ADMA System Address Register (SDHC_ADSADDR).....	2050
58.4.22	Vendor Specific Register (SDHC_VENDOR).....	2051
58.4.23	MMC Boot Register (SDHC_MMCBOOT).....	2052
58.4.24	Host Controller Version (SDHC_HOSTVER).....	2053
58.5	Functional description.....	2054
58.5.1	Data buffer.....	2054
58.5.2	DMA crossbar switch interface.....	2060
58.5.3	SD protocol unit.....	2066
58.5.4	Clock & reset manager.....	2068
58.5.5	Clock generator.....	2069
58.5.6	SDIO card interrupt.....	2069
58.5.7	Card insertion and removal detection.....	2071
58.5.8	Power management and wakeup events.....	2072
58.5.9	MMC fast boot.....	2073
58.6	Initialization/application of SDHC.....	2075
58.6.1	Command send and response receive basic operation.....	2075
58.6.2	Card identification mode.....	2076
58.6.3	Card access.....	2081
58.6.4	Switch function.....	2092
58.6.5	ADMA operation.....	2094
58.6.6	Fast boot operation.....	2095
58.6.7	Commands for MMC/SD/SDIO/CE-ATA.....	2099
58.7	Software restrictions.....	2105
58.7.1	Initialization active.....	2105
58.7.2	Software polling procedure.....	2106
58.7.3	Suspend operation.....	2106
58.7.4	Data length setting.....	2106

Section Number	Title	Page
58.7.5	(A)DMA address setting.....	2106
58.7.6	Data port access.....	2107
58.7.7	Change clock frequency.....	2107
58.7.8	Multi-block read.....	2107

## Chapter 59 Synchronous Audio Interface (SAI)

59.1	Introduction.....	2109
59.1.1	Features.....	2109
59.1.2	Block diagram.....	2109
59.1.3	Modes of Operation.....	2110
59.2	External signals.....	2111
59.3	Memory Map and Register Definition.....	2112
59.3.1	SAI Transmit Control Register (I2Sx_TCSR).....	2115
59.3.2	SAI Transmit Configuration 1 Register (I2Sx_TCR1).....	2118
59.3.3	SAI Transmit Configuration 2 Register (I2Sx_TCR2).....	2118
59.3.4	SAI Transmit Configuration 3 Register (I2Sx_TCR3).....	2120
59.3.5	SAI Transmit Configuration 4 Register (I2Sx_TCR4).....	2120
59.3.6	SAI Transmit Configuration 5 Register (I2Sx_TCR5).....	2122
59.3.7	SAI Transmit Data Register (I2Sx_TDRn).....	2123
59.3.8	SAI Transmit FIFO Register (I2Sx_TFRn).....	2123
59.3.9	SAI Transmit Mask Register (I2Sx_TMR).....	2124
59.3.10	SAI Receive Control Register (I2Sx_RCSR).....	2125
59.3.11	SAI Receive Configuration 1 Register (I2Sx_RCR1).....	2128
59.3.12	SAI Receive Configuration 2 Register (I2Sx_RCR2).....	2128
59.3.13	SAI Receive Configuration 3 Register (I2Sx_RCR3).....	2130
59.3.14	SAI Receive Configuration 4 Register (I2Sx_RCR4).....	2130
59.3.15	SAI Receive Configuration 5 Register (I2Sx_RCR5).....	2132
59.3.16	SAI Receive Data Register (I2Sx_RDRn).....	2133
59.3.17	SAI Receive FIFO Register (I2Sx_RFRn).....	2133

Section Number	Title	Page
59.3.18	SAI Receive Mask Register (I2Sx_RMR).....	2134
59.3.19	SAI MCLK Control Register (I2Sx_MCR).....	2135
59.3.20	MCLK Divide Register (I2Sx_MDR).....	2136
59.4	Functional description.....	2136
59.4.1	SAI clocking.....	2136
59.4.2	SAI resets.....	2138
59.4.3	Synchronous Modes.....	2138
59.4.4	Frame sync configuration.....	2140
59.4.5	Data FIFO.....	2140
59.4.6	Word mask register.....	2142
59.4.7	Interrupts and DMA requests.....	2142

## Chapter 60 General purpose input/output (GPIO)

60.1	Introduction.....	2145
60.1.1	Features.....	2145
60.1.2	Modes of operation.....	2145
60.1.3	GPIO signal descriptions.....	2146
60.2	Memory map and register definition.....	2147
60.2.1	Port Data Output Register (GPIOx_PDOR).....	2150
60.2.2	Port Set Output Register (GPIOx_PSOR).....	2151
60.2.3	Port Clear Output Register (GPIOx_PCOR).....	2151
60.2.4	Port Toggle Output Register (GPIOx_PTOR).....	2152
60.2.5	Port Data Input Register (GPIOx_PDIR).....	2153
60.2.6	Port Data Direction Register (GPIOx_PDDR).....	2153
60.3	Functional description.....	2154
60.3.1	General purpose input.....	2154
60.3.2	General purpose output.....	2154

Section Number	Title	Page
<b>Chapter 61</b>		
<b>Touch sense input (TSI)</b>		
61.1	Introduction.....	2155
61.2	Features.....	2155
61.3	Overview.....	2156
61.3.1	Electrode capacitance measurement unit.....	2156
61.3.2	Electrode scan unit.....	2157
61.3.3	Touch detection unit.....	2158
61.4	Modes of operation.....	2158
61.4.1	TSI disabled mode.....	2159
61.4.2	TSI active mode.....	2159
61.4.3	TSI low power mode.....	2159
61.4.4	Block diagram.....	2160
61.5	TSI signal descriptions.....	2161
61.5.1	TSI_IN[15:0].....	2161
61.6	Memory map and register definition.....	2161
61.6.1	General Control and Status Register (TSIx_GENCS).....	2162
61.6.2	SCAN Control Register (TSIx_SCANC).....	2166
61.6.3	Pin Enable Register (TSIx_PEN).....	2167
61.6.4	Wake-Up Channel Counter Register (TSIx_WUCNTR).....	2170
61.6.5	Counter Register (TSIx_CNTR <i>n</i> ).....	2170
61.6.6	Low Power Channel Threshold Register (TSIx_THRESHOLD).....	2171
61.7	Functional descriptions.....	2171
61.7.1	Capacitance measurement.....	2171
61.7.2	TSI measurement result.....	2175
61.7.3	Electrode scan unit.....	2176
61.7.4	Touch detection unit.....	2179
61.8	Application information.....	2180
61.8.1	TSI module sensitivity.....	2180

Section Number	Title	Page
61.9	TSI module initialization.....	2180
61.9.1	Initialization Sequence.....	2180

## Chapter 62 JTAG Controller (JTAGC)

62.1	Introduction.....	2181
62.1.1	Block diagram.....	2181
62.1.2	Features.....	2182
62.1.3	Modes of operation.....	2182
62.2	External signal description.....	2184
62.2.1	TCK—Test clock input.....	2184
62.2.2	TDI—Test data input.....	2184
62.2.3	TDO—Test data output.....	2184
62.2.4	TMS—Test mode select.....	2184
62.3	Register description.....	2185
62.3.1	Instruction register.....	2185
62.3.2	Bypass register.....	2185
62.3.3	Device identification register.....	2185
62.3.4	Boundary scan register.....	2186
62.4	Functional description.....	2187
62.4.1	JTAGC reset configuration.....	2187
62.4.2	IEEE 1149.1-2001 (JTAG) Test Access Port.....	2187
62.4.3	TAP controller state machine.....	2187
62.4.4	JTAGC block instructions.....	2189
62.4.5	Boundary scan.....	2192
62.5	Initialization/Application information.....	2192

# Chapter 1

## About This Document

### 1.1 Overview

#### 1.1.1 Purpose

This document describes the features, architecture, and programming model of the Freescale K60 microcontroller.

#### 1.1.2 Audience

This document is primarily for system architects and software application developers who are using or considering using the K60 microcontroller in a system.

### 1.2 Conventions

#### 1.2.1 Numbering systems

The following suffixes identify different numbering systems:

This suffix	Identifies a
b	Binary number. For example, the binary equivalent of the number 5 is written 101b. In some cases, binary numbers are shown with the prefix <i>0b</i> .
d	Decimal number. Decimal numbers are followed by this suffix only when the possibility of confusion exists. In general, decimal numbers are shown without a suffix.
h	Hexadecimal number. For example, the hexadecimal equivalent of the number 60 is written 3Ch. In some cases, hexadecimal numbers are shown with the prefix <i>0x</i> .

## 1.2.2 Typographic notation

The following typographic notation is used throughout this document:

Example	Description
<i>placeholder, x</i>	Items in italics are placeholders for information that you provide. Italicized text is also used for the titles of publications and for emphasis. Plain lowercase letters are also used as placeholders for single letters and numbers.
code	Fixed-width type indicates text that must be typed exactly as shown. It is used for instruction mnemonics, directives, symbols, subcommands, parameters, and operators. Fixed-width type is also used for example code. Instruction mnemonics and directives in text and tables are shown in all caps; for example, BSR.
SR[SCM]	A mnemonic in brackets represents a named field in a register. This example refers to the Scaling Mode (SCM) field in the Status Register (SR).
REVNO[6:4], XAD[7:0]	Numbers in brackets and separated by a colon represent either: <ul style="list-style-type: none"> <li>• A subset of a register's named field For example, REVNO[6:4] refers to bits 6–4 that are part of the COREREV field that occupies bits 6–0 of the REVNO register.</li> <li>• A continuous range of individual signals of a bus For example, XAD[7:0] refers to signals 7–0 of the XAD bus.</li> </ul>

## 1.2.3 Special terms

The following terms have special meanings:

Term	Meaning
asserted	Refers to the state of a signal as follows: <ul style="list-style-type: none"> <li>• An active-high signal is asserted when high (1).</li> <li>• An active-low signal is asserted when low (0).</li> </ul>
deasserted	Refers to the state of a signal as follows: <ul style="list-style-type: none"> <li>• An active-high signal is deasserted when low (0).</li> <li>• An active-low signal is deasserted when high (1).</li> </ul> <p>In some cases, deasserted signals are described as <i>negated</i>.</p>
reserved	Refers to a memory space, register, or field that is either reserved for future use or for which, when written to, the module or chip behavior is unpredictable.

# Chapter 2

## Introduction

### 2.1 Overview

This chapter provides an overview of the Kinetis portfolio and K60 family of products. It also presents high-level descriptions of the modules available on the devices covered by this document.

### 2.2 K60 Family Introduction

The K60 MCU family includes IEEE 1588 Ethernet, full- and high-speed USB 2.0 On-The-Go with device charger detect capability, hardware encryption and tamper detection capabilities. Devices start from 256 KB of flash in 100LQFP packages extending up to 1 MB in a 256MAPBGA package with a rich suite of analog, communication, timing and control peripherals. High memory density K60 family devices include an optional single precision floating point unit, and NAND flash controller.

### 2.3 K61 Family Introduction

In addition to providing IEEE 1588 Ethernet, full- and high-speed USB 2.0 On-The-Go with device charger detect capabilities, the K61 MCU family includes security features, such as hardware encryption, tamper detection, and a key storage protection area. The K61 family devices are also PCI PTS 3.0 pre-certified for ePOS PINPAD applications.

Devices start from 512 KB of flash in 144MAPBGA packages extending up to 1 MB in a 256MAPBGA package with a rich suite of analog, communication, timing and control peripherals. High memory density K61 family devices include an optional single precision floating point unit, NAND flash controller and DRAM controller.

## 2.4 Module Functional Categories

The modules on this device are grouped into functional categories. The following sections describe the modules assigned to each category in more detail.

**Table 2-1. Module functional categories**

Module category	Description
ARM Cortex-M4 core	<ul style="list-style-type: none"> <li>• 32-bit MCU core from ARM's Cortex-M class adding DSP instructions and optional single-precision floating point unit, 1.25 DMIPS/MHz, based on ARMv7 architecture with 16 KB of cache in some devices</li> </ul>
System	<ul style="list-style-type: none"> <li>• System integration module</li> <li>• Power management and mode controllers                             <ul style="list-style-type: none"> <li>• Multiple power modes available based on run, wait, stop, and power-down modes</li> </ul> </li> <li>• Low-leakage wakeup unit</li> <li>• Miscellaneous control module</li> <li>• Crossbar switch</li> <li>• Memory protection unit</li> <li>• Peripheral bridge</li> <li>• Direct memory access (DMA) controller with multiplexer to increase available DMA requests</li> <li>• External watchdog monitor</li> <li>• Watchdog</li> </ul>
Memories	<ul style="list-style-type: none"> <li>• Internal memories include:                             <ul style="list-style-type: none"> <li>• Program flash memory</li> <li>• On devices with FlexMemory: FlexMemory                                     <ul style="list-style-type: none"> <li>• FlexNVM</li> <li>• FlexRAM</li> </ul> </li> <li>• On devices with program flash only: Programming acceleration RAM</li> <li>• SRAM</li> <li>• Cache memory</li> </ul> </li> <li>• External memory or peripheral bus interface: FlexBus</li> <li>• Serial programming interface: EzPort</li> <li>• DDR memory controller</li> <li>• NAND flash controller</li> </ul>
Clocks	<ul style="list-style-type: none"> <li>• Multiple clock generation options available from internally- and externally-generated clocks</li> <li>• System oscillator to provide clock source for the MCU</li> <li>• RTC oscillator to provide clock source for the RTC</li> </ul>
Security	<ul style="list-style-type: none"> <li>• Cyclic Redundancy Check module for error detection</li> <li>• Hardware encryption, along with a random number generator</li> <li>• Tamper detect and secure storage</li> </ul>
Analog	<ul style="list-style-type: none"> <li>• High speed analog-to-digital converter with integrated programmable gain amplifier</li> <li>• Comparator</li> <li>• Digital-to-analog converter</li> <li>• Internal voltage reference</li> </ul>

Table continues on the next page...

**Table 2-1. Module functional categories (continued)**

Module category	Description
Timers	<ul style="list-style-type: none"> <li>• Programmable delay block</li> <li>• FlexTimers</li> <li>• Periodic interrupt timer</li> <li>• Low power timer</li> <li>• Carrier modulator transmitter</li> <li>• Independent real time clock</li> </ul>
Communications	<ul style="list-style-type: none"> <li>• Ethernet MAC with IEEE 1588 capability</li> <li>• USB OTG controller with built-in FS/LS transceiver</li> <li>• USB device charger detect</li> <li>• USB voltage regulator</li> <li>• HS USB OTG controller with ULPI interface</li> <li>• CAN</li> <li>• Serial peripheral interface</li> <li>• Inter-integrated circuit (I<sup>2</sup>C)</li> <li>• UART</li> <li>• Secured Digital host controller</li> <li>• Integrated interchip sound (I<sup>2</sup>S)</li> </ul>
Human-Machine Interfaces (HMI)	<ul style="list-style-type: none"> <li>• General purpose input/output controller</li> <li>• Capacitive touch sense input interface enabled in hardware</li> </ul>

## 2.4.1 ARM Cortex-M4 Core Modules

The following core modules are available on this device.

**Table 2-2. Core modules**

Module	Description
ARM Cortex-M4	The ARM Cortex-M4 is the newest member of the Cortex M Series of processors targeting microcontroller cores focused on very cost sensitive, deterministic, interrupt driven environments. The Cortex M4 processor is based on the ARMv7 Architecture and Thumb@-2 ISA and is upward compatible with the Cortex M3, Cortex M1, and Cortex M0 architectures. Cortex M4 improvements include an ARMv7 Thumb-2 DSP (ported from the ARMv7-A/R profile architectures) providing 32-bit instructions with SIMD (single instruction multiple data) DSP style multiply-accumulates and saturating arithmetic.
Floating point unit (FPU)	A single-precision floating point unit (FPU) that is compliant to the <i>IEEE Standard for Floating-Point Arithmetic</i> (IEEE 754).
NVIC	<p>The ARMv7-M exception model and nested-vector interrupt controller (NVIC) implement a relocatable vector table supporting many external interrupts, a single non-maskable interrupt (NMI), and priority levels.</p> <p>The NVIC replaces shadow registers with equivalent system and simplified programmability. The NVIC contains the address of the function to execute for a particular handler. The address is fetched via the instruction port allowing parallel register stacking and look-up. The first sixteen entries are allocated to ARM internal sources with the others mapping to MCU-defined interrupts.</p>

*Table continues on the next page...*

**Table 2-2. Core modules (continued)**

Module	Description
AWIC	The primary function of the Asynchronous Wake-up Interrupt Controller (AWIC) is to detect asynchronous wake-up events in stop modes and signal to clock control logic to resume system clocking. After clock restart, the NVIC observes the pending interrupt and performs the normal interrupt or event processing.
Debug interfaces	Most of this device's debug is based on the ARM CoreSight™ architecture. Four debug interfaces are supported: <ul style="list-style-type: none"> <li>• IEEE 1149.1 JTAG</li> <li>• IEEE 1149.7 JTAG (cJTAG)</li> <li>• Serial Wire Debug (SWD)</li> <li>• ARM Real-Time Trace Interface</li> </ul>

## 2.4.2 System Modules

The following system modules are available on this device.

**Table 2-3. System modules**

Module	Description
System integration module (SIM)	The SIM includes integration logic and several module configuration settings.
System mode controller	The SMC provides control and protection on entry and exit to each power mode, control for the Power management controller (PMC), and reset entry and exit for the complete MCU.
Power management controller (PMC)	The PMC provides the user with multiple power options. Ten different modes are supported that allow the user to optimize power consumption for the level of functionality needed. Includes power-on-reset (POR) and integrated low voltage detect (LVD) with reset (brownout) capability and selectable LVD trip points.
Low-leakage wakeup unit (LLWU)	The LLWU module allows the device to wake from low leakage power modes (LLS and VLLS) through various internal peripheral and external pin sources.
Miscellaneous control module (MCM)	The MCM includes integration logic and embedded trace buffer details.
Crossbar switch (XBS)	The XBS connects bus masters and bus slaves, allowing all bus masters to access different bus slaves simultaneously and providing arbitration among the bus masters when they access the same slave.
Memory protection unit (MPU)	The MPU provides memory protection and task isolation. It concurrently monitors all bus master transactions for the slave connections.
Peripheral bridges	The peripheral bridge converts the crossbar switch interface to an interface to access a majority of peripherals on the device.
DMA multiplexer (DMAMUX)	The DMA multiplexer selects from many DMA requests down to 16 for the DMA controller.
Direct memory access (DMA) controller	The DMA controller provides programmable channels with transfer control descriptors for data movement via dual-address transfers for 8-, 16-, 32- and 128-bit data values.
External watchdog monitor (EWM)	The EWM is a redundant mechanism to the software watchdog module that monitors both internal and external system operation for fail conditions.

*Table continues on the next page...*

**Table 2-3. System modules (continued)**

Module	Description
Software watchdog (WDOG)	The WDOG monitors internal system operation and forces a reset in case of failure. It can run from an independent 1 KHz low power oscillator with a programmable refresh window to detect deviations in program flow or system frequency.

## 2.4.3 Memories and Memory Interfaces

The following memories and memory interfaces are available on this device.

**Table 2-4. Memories and memory interfaces**

Module	Description
Flash memory	<ul style="list-style-type: none"> <li>Program flash memory — non-volatile flash memory that can execute program code</li> <li>FlexMemory — encompasses the following memory types: <ul style="list-style-type: none"> <li>For devices with FlexNVM: FlexNVM — Non-volatile flash memory that can execute program code, store data, or backup EEPROM data</li> <li>For devices with FlexNVM: FlexRAM — RAM memory that can be used as traditional RAM or as high-endurance EEPROM storage, and also accelerates flash programming</li> <li>For devices with only program flash memory: Programming acceleration RAM — RAM memory that accelerates flash programming</li> </ul> </li> </ul>
Flash memory controller	Manages the interface between the device and the on-chip flash memory.
SRAM	Internal system RAM. Partial SRAM kept powered in VLLS2 low leakage mode.
Local memory controller	Manages simultaneous accesses to system RAM by multiple master peripherals and core. Controls cache which improves system performance by providing single-cycle access to the instruction and data pipelines.
System register file	32-byte register file that is accessible during all power modes and is powered by VDD.
VBAT register file	32-byte register file that is accessible during all power modes and is powered by VBAT.
Serial programming interface (EzPort)	Same serial interface as, and subset of, the command set used by industry-standard SPI flash memories. Provides the ability to read, erase, and program flash memory and reset command to boot the system after flash programming.
FlexBus	External bus interface with multiple independent, user-programmable chip-select signals that can interface with external SRAM, PROM, EPROM, EEPROM, flash, and other peripherals via 8-, 16- and 32-bit port sizes. Configurations include multiplexed or non-multiplexed address and data buses using 8-bit, 16-bit, 32-bit, and 16-byte line-sized transfers.
NAND flash controller	8-bit and 16-bit NAND flash interface with page sizes of 512 bytes, 2 KB, 4 KB, and 8 KB. Supports up to 32-bit ECC error correction.
SDRAM Controller	Interface to store and retrieve data from an external SDRAM. Supports glue-less interface to LPDDR, DDR and DDR2 DRAM devices.

## 2.4.4 Clocks

The following clock modules are available on this device.

**Table 2-5. Clock modules**

Module	Description
<a href="#">Multi-clock generator (MCG)</a>	The MCG provides several clock sources for the MCU that include: <ul style="list-style-type: none"> <li>• Phase-locked loop (PLL) — Voltage-controlled oscillator (VCO)</li> <li>• Frequency-locked loop (FLL) — Digitally-controlled oscillator (DCO)</li> <li>• Internal reference clocks — Can be used as a clock source for other on-chip peripherals</li> </ul>
<a href="#">System oscillator</a>	The system oscillator, in conjunction with an external crystal or resonator, generates a reference clock for the MCU.
<a href="#">Real-time clock oscillator</a>	The RTC oscillator has an independent power supply and supports a 32 kHz crystal oscillator to feed the RTC clock. Optionally, the RTC oscillator can replace the system oscillator as the main oscillator source.

## 2.4.5 Security and Integrity modules

The following security and integrity modules are available on this device:

**Table 2-6. Security and integrity modules**

Module	Description
<a href="#">Cryptographic acceleration unit (CAU)</a>	Supports DES, 3DES, AES, MD5, SHA-1, and SHA-256 algorithms via simple C calls to optimized security functions provided by Freescale.
<a href="#">Random number generator (RNG)</a>	Supports the key generation algorithm defined in the Digital Signature Standard.
<a href="#">Cyclic Redundancy Check (CRC)</a>	Hardware CRC generator circuit using 16/32-bit shift register. Error detection for all single, double, odd, and most multi-bit errors, programmable initial seed value, and optional feature to transpose input data and CRC result via transpose register.
<a href="#">Tamper Detection Module (TDM)</a>	The Tamper Detect and Secure Storage includes a 32-byte secure memory that is asynchronously erased on any tamper detect. In addition, it can optionally force a System Reset and/or invalidate the Real Time Clock.

## 2.4.6 Analog modules

The following analog modules are available on this device:

**Table 2-7. Analog modules**

Module	Description
16-bit analog-to-digital converters (ADC) and programmable-gain amplifiers (PGA)	16-bit successive-approximation ADC designed with integrated programmable gain amplifiers (PGA)
Analog comparators	Compares two analog input voltages across the full range of the supply voltage.
6-bit digital-to-analog converters (DAC)	64-tap resistor ladder network which provides a selectable voltage reference for applications where voltage reference is needed.
12-bit digital-to-analog converters (DAC)	Low-power general-purpose DAC, whose output can be placed on an external pin or set as one of the inputs to the analog comparator or ADC.
Voltage reference (VREF)	Supplies an accurate voltage output that is trimmable in 0.5 mV steps. The VREF can be used in medical applications, such as glucose meters, to provide a reference voltage to biosensors or as a reference to analog peripherals, such as the ADC, DAC, or CMP.

## 2.4.7 Timer modules

The following timer modules are available on this device:

**Table 2-8. Timer modules**

Module	Description
Programmable delay block (PDB)	<ul style="list-style-type: none"> <li>• 16-bit resolution</li> <li>• 3-bit prescaler</li> <li>• Positive transition of trigger event signal initiates the counter</li> <li>• Supports two triggered delay output signals, each with an independently-controlled delay from the trigger event</li> <li>• Outputs can be OR'd together to schedule two conversions from one input trigger event and can schedule precise edge placement for a pulsed output. This feature is used to generate the control signal for the CMP windowing feature and output to a package pin if needed for applications, such as critical conductive mode power factor correction.</li> <li>• Continuous-pulse output or single-shot mode supported, each output is independently enabled, with possible trigger events</li> <li>• Supports bypass mode</li> <li>• Supports DMA</li> </ul>

*Table continues on the next page...*

Table 2-8. Timer modules (continued)

Module	Description
Flexible timer modules (FTM)	<ul style="list-style-type: none"> <li>• Selectable FTM source clock, programmable prescaler</li> <li>• 16-bit counter supporting free-running or initial/final value, and counting is up or up-down</li> <li>• Input capture, output compare, and edge-aligned and center-aligned PWM modes</li> <li>• Operation of FTM channels as pairs with equal outputs, pairs with complimentary outputs, or independent channels with independent outputs</li> <li>• Deadtime insertion is available for each complementary pair</li> <li>• Generation of hardware triggers</li> <li>• Software control of PWM outputs</li> <li>• Up to 4 fault inputs for global fault control</li> <li>• Configurable channel polarity</li> <li>• Programmable interrupt on input capture, reference compare, overflowed counter, or detected fault condition</li> <li>• Quadrature decoder with input filters, relative position counting, and interrupt on position count or capture of position count on external event</li> <li>• DMA support for FTM events</li> </ul>
Periodic interrupt timers (PIT)	<ul style="list-style-type: none"> <li>• Four general purpose interrupt timers</li> <li>• Interrupt timers for triggering ADC conversions</li> <li>• 32-bit counter resolution</li> <li>• Clocked by system clock frequency</li> <li>• DMA support</li> </ul>
Low-power timer (LPTimer)	<ul style="list-style-type: none"> <li>• Selectable clock for prescaler/glitch filter of 1 kHz (internal LPO), 32.768 kHz (external crystal), or internal reference clock</li> <li>• Configurable Glitch Filter or Prescaler with 16-bit counter</li> <li>• 16-bit time or pulse counter with compare</li> <li>• Interrupt generated on Timer Compare</li> <li>• Hardware trigger generated on Timer Compare</li> </ul>
Carrier modulator timer (CMT)	<ul style="list-style-type: none"> <li>• Four CMT modes of operation: <ul style="list-style-type: none"> <li>• Time with independent control of high and low times</li> <li>• Baseband</li> <li>• Frequency shift key (FSK)</li> <li>• Direct software control of CMT_IRO pin</li> </ul> </li> <li>• Extended space operation in time, baseband, and FSK modes</li> <li>• Selectable input clock divider</li> <li>• Interrupt on end of cycle with the ability to disable CMT_IRO pin and use as timer interrupt</li> <li>• DMA support</li> </ul>
Real-time clock (RTC)	<ul style="list-style-type: none"> <li>• Independent power supply, POR, and 32 kHz Crystal Oscillator</li> <li>• 32-bit seconds counter with 32-bit Alarm</li> <li>• 16-bit Prescaler with compensation that can correct errors between 0.12 ppm and 3906 ppm</li> <li>• 64-bit monotonic counter</li> <li>• Time and monotonic counters are invalidated on tamper detection</li> </ul>
IEEE 1588 timers	<ul style="list-style-type: none"> <li>• The 10/100 Ethernet module contains timers to provide IEEE 1588 time stamping</li> </ul>

## 2.4.8 Communication interfaces

The following communication interfaces are available on this device:

**Table 2-9. Communication modules**

Module	Description
Ethernet MAC with IEEE 1588 capability (ENET)	10/100 MB/s Ethernet MAC (MII and RMII) with hardware support for IEEE 1588
USB OTG (low-/full-speed)	USB 2.0 compliant module with support for host, device, and On-The-Go modes. Includes an on-chip transceiver for full and low speeds.
USB OTG (low-/full-/high-speed)	USB 2.0 compliant module with support for host, device, and On-The-Go modes. Provides ULPI interface for low, full, and high speeds.
USB Device Charger Detect (USBDCD)	The USBDCD monitors the USB data lines to detect a smart charger meeting the USB Battery Charging Specification Rev1.1. This information allows the MCU to better manage the battery charging IC in a portable device.
USB voltage regulator	Up to 5 V regulator input typically provided by USB VBUS power with 3.3 V regulated output that powers on-chip USB subsystem, capable of sourcing 120 mA to external board components.
Controller Area Network (CAN)	Supports the full implementation of the CAN Specification Version 2.0, Part B
Serial peripheral interface (SPI)	Synchronous serial bus for communication to an external device
Inter-integrated circuit (I2C)	Allows communication between a number of devices. Also supports the System Management Bus (SMBus) Specification, version 2.
Universal asynchronous receiver/transmitters (UART)	Asynchronous serial bus communication interface with programmable 8- or 9-bit data format and support of CEA709.1-B (LON), ISO 7816 smart card interface
Secure Digital host controller (SDHC)	Interface between the host system and the SD, SDIO, MMC, or CE-ATA cards. The SDHC acts as a bridge, passing host bus transactions to the cards by sending commands and performing data accesses to/from the cards. It handles the SD, SDIO, MMC, and CE-ATA protocols at the transmission level.
I2S	The I <sup>2</sup> S is a full-duplex, serial port that allows the chip to communicate with a variety of serial devices, such as standard codecs, digital signal processors (DSPs), microprocessors, peripherals, and audio codecs that implement the inter-IC sound bus (I <sup>2</sup> S) and the Intel® AC97 standards

## 2.4.9 Human-machine interfaces

The following human-machine interfaces (HMI) are available on this device:

**Table 2-10. HMI modules**

Module	Description
General purpose input/output (GPIO)	All general purpose input or output (GPIO) pins are capable of interrupt and DMA request generation. All GPIO pins have 5 V tolerance.
Capacitive touch sense input (TSI)	Contains up to 16 channel inputs for capacitive touch sensing applications. Operation is available in low-power modes via interrupts.

## 2.5 Orderable part numbers

The following table summarizes the part numbers of the devices covered by this document.

**Table 2-11. Orderable part numbers summary**

Freescle part number	CPU frequency	Pin count	Package	Total flash memory	Program flash	EEPROM	SRAM	GPIO
MK61FX512VMJ12	120 MHz	256	MAPBGA	1 MB	512 KB	16 KB	128 KB	128
MK61FN1M0VMJ12	120 MHz	256	MAPBGA	1 MB	1 MB	—	128 KB	128
MK61FX512VMJ15	150 MHz	256	MAPBGA	1 MB	512 KB	16 KB	128 KB	128
MK61FN1M0VMJ15	150 MHz	256	MAPBGA	1 MB	1 MB	—	128 KB	128

# Chapter 3

## Chip Configuration

### 3.1 Introduction

This chapter provides details on the individual modules of the microcontroller. It includes:

- module block diagrams showing immediate connections within the device,
- specific module-to-module interactions not necessarily discussed in the individual module chapters, and
- links for more information.

### 3.2 Core modules

#### 3.2.1 ARM Cortex-M4 Core Configuration

This section summarizes how the module has been configured in the chip. Full documentation for this module is provided by ARM and can be found at <http://www.arm.com>.




Figure 3-1. Core configuration

Table 3-1. Reference links to related information

Topic	Related module	Reference
Full description	ARM Cortex-M4 core, r0p1	<a href="http://www.arm.com">http://www.arm.com</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
System/instruction/data bus module	Crossbar switch	<a href="#">Crossbar switch</a>
System/instruction/data bus module	SRAM	<a href="#">SRAM</a>
Debug	IEEE 1149.1 JTAG Serial Wire Debug (SWD) ARM Real-Time Trace Interface	<a href="#">Debug</a>
Interrupts	Nested Vectored Interrupt Controller (NVIC)	<a href="#">NVIC</a>
Private Peripheral Bus (PPB) module	Miscellaneous Control Module (MCM)	<a href="#">MCM</a>
Private Peripheral Bus (PPB) module	Memory-Mapped Cryptographic Acceleration Unit (MMCAU)	<a href="#">MMCAU</a>
Private Peripheral Bus (PPB) module	Single-precision floating point unit (FPU)	<a href="#">FPU</a>

### 3.2.1.1 Buses, interconnects, and interfaces

The ARM Cortex-M4 core has four buses as described in the following table.

Bus name	Description
Instruction code (ICODE) bus	The ICODE and DCODE buses are muxed. This muxed bus is called the CODE bus and is connected to the crossbar switch via a single master port. In addition, the CODE bus is also tightly coupled to the lower half of the system RAM (SRAM_L).
Data code (DCODE) bus	
System bus	The system bus is connected to a separate master port on the crossbar. In addition, the system bus is tightly coupled to the upper half system RAM (SRAM_U).
Private peripheral (PPB) bus	The PPB provides access to these modules: <ul style="list-style-type: none"> <li>• ARM modules such as the NVIC, ETM, ITM, DWT, FBP, and ROM table</li> <li>• Freescale Miscellaneous Control Module (MCM)</li> <li>• Memory-Mapped Cryptographic Acceleration Unit (MMCAU)</li> </ul>

### 3.2.1.2 System Tick Timer

The System Tick Timer's clock source is always the core clock, FCLK. This results in the following:

- The CLKSOURCE bit in SysTick Control and Status register is always set to select the core clock.
- Because the timing reference (FCLK) is a variable frequency, the TENMS bit in the SysTick Calibration Value Register is always zero.
- The NOREF bit in SysTick Calibration Value Register is always set, implying that FCLK is the only available source of reference timing.

### 3.2.1.3 Debug facilities

This device has extensive debug capabilities including run control and tracing capabilities. The standard ARM debug port that supports JTAG and SWD interfaces. Also the cJTAG interface is supported on this device.

### 3.2.1.4 Caches

This device includes two 8 KB of combined data/ instructions caches to minimize the performance impact of memory access latencies. One for the system bus and one for I/D bus.

Features of the cache are:

- 2-way set associative
- 4 word lines
- Lines can be individually flushed
- Entire cache can be flushed at once

### 3.2.1.4.1 Low Power

The caches are powered down in LLS and VLLSx modes. The caches need to be flushed before being powered down. This affects the time it takes for the system to go into the new mode but not the wakeup time.

### 3.2.1.4.2 Control

For control purposes the cache can be in one of these states:

1. Write Back \ Write Allocate (WBWA)
2. Write Through
3. No cache

For each defined region there will be 2 bits allocated on the control register that determines the cache state for the memory region associated with this section. The user can only "lower" the cache attribute, given the fixed relationship of WBWA > WT > NC - so, you can demote a WBWA region to either WT or NC, you can demote a WT space to NC. In order to change the state upwards a system reset is required.

The 1Gb space allocated to the DRAM and Flexbus will be split in 16 MB regions and 2 bits assigned to the control state of each region. A total of 128 bits, distributed in 4 32-bit registers will be used for this control.

### 3.2.1.5 Core privilege levels

The ARM documentation uses different terms than this document to distinguish between privilege levels.

If you see this term...	it also means this term...
Privileged	Supervisor
Unprivileged or user	User

## 3.2.2 Nested Vectored Interrupt Controller (NVIC) Configuration

This section summarizes how the module has been configured in the chip. Full documentation for this module is provided by ARM and can be found at <http://www.arm.com>.




Figure 3-2. NVIC configuration

Table 3-2. Reference links to related information

Topic	Related module	Reference
Full description	Nested Vectored Interrupt Controller (NVIC)	<a href="http://www.arm.com">http://www.arm.com</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Private Peripheral Bus (PPB)	ARM Cortex-M4 core	<a href="#">ARM Cortex-M4 core</a>

### 3.2.2.1 Interrupt priority levels

This device supports 16 priority levels for interrupts. Therefore, in the NVIC each source in the IPR registers contains 4 bits. For example, IPR0 is shown below:

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	IRQ3				0	0	0	0	IRQ2				0	0	0	0	IRQ1				0	0	0	0	IRQ0				0	0	0	0
W																																

### 3.2.2.2 Non-maskable interrupt

The non-maskable interrupt request to the NVIC is controlled by the external  $\overline{\text{NMI}}$  signal. The pin the  $\overline{\text{NMI}}$  signal is multiplexed on, must be configured for the  $\overline{\text{NMI}}$  function to generate the non-maskable interrupt request.

### 3.2.2.3 Interrupt channel assignments

The interrupt source assignments are defined in the following table.

## Core modules

- Vector number — the value stored on the stack when an interrupt is serviced.
- IRQ number — non-core interrupt source count, which is the vector number minus 16.

The IRQ number is used within ARM's NVIC documentation.

**Table 3-4. Interrupt vector assignments**

Address	Vector	IRQ <sup>1</sup>	NVIC non-IPR register number <sup>2</sup>	NVIC IPR register number <sup>3</sup>	Source module	Source description
<b>ARM Core System Handler Vectors</b>						
0x0000_0000	0	—	—	—	ARM core	Initial Stack Pointer
0x0000_0004	1	—	—	—	ARM core	Initial Program Counter
0x0000_0008	2	—	—	—	ARM core	Non-maskable Interrupt (NMI)
0x0000_000C	3	—	—	—	ARM core	Hard Fault
0x0000_0010	4	—	—	—	ARM core	MemManage Fault
0x0000_0014	5	—	—	—	ARM core	Bus Fault
0x0000_0018	6	—	—	—	ARM core	Usage Fault
0x0000_001C	7	—	—	—	—	—
0x0000_0020	8	—	—	—	—	—
0x0000_0024	9	—	—	—	—	—
0x0000_0028	10	—	—	—	—	—
0x0000_002C	11	—	—	—	ARM core	Supervisor call (SVCall)
0x0000_0030	12	—	—	—	ARM core	Debug Monitor
0x0000_0034	13	—	—	—	—	—
0x0000_0038	14	—	—	—	ARM core	Pendable request for system service (PendableSrvReq)
0x0000_003C	15	—	—	—	ARM core	System tick timer (SysTick)
<b>Non-Core Vectors</b>						
0x0000_0040	16	0	0	0	DMA	DMA channel 0, 16 transfer complete
0x0000_0044	17	1	0	0	DMA	DMA channel 1, 17 transfer complete
0x0000_0048	18	2	0	0	DMA	DMA channel 2, 18 transfer complete
0x0000_004C	19	3	0	0	DMA	DMA channel 3, 19 transfer complete
0x0000_0050	20	4	0	1	DMA	DMA channel 4, 20 transfer complete
0x0000_0054	21	5	0	1	DMA	DMA channel 5, 21 transfer complete
0x0000_0058	22	6	0	1	DMA	DMA channel 6, 22 transfer complete
0x0000_005C	23	7	0	1	DMA	DMA channel 7, 23 transfer complete
0x0000_0060	24	8	0	2	DMA	DMA channel 8, 24 transfer complete

Table continues on the next page...

Table 3-4. Interrupt vector assignments (continued)

Address	Vector	IRQ <sup>1</sup>	NVIC non-IPR register number <sup>2</sup>	NVIC IPR register number <sup>3</sup>	Source module	Source description
0x0000_0064	25	9	0	2	DMA	DMA channel 9, 25 transfer complete
0x0000_0068	26	10	0	2	DMA	DMA channel 10, 26 transfer complete
0x0000_006C	27	11	0	2	DMA	DMA channel 11, 27 transfer complete
0x0000_0070	28	12	0	3	DMA	DMA channel 12, 28 transfer complete
0x0000_0074	29	13	0	3	DMA	DMA channel 13, 29 transfer complete
0x0000_0078	30	14	0	3	DMA	DMA channel 14, 30 transfer complete
0x0000_007C	31	15	0	3	DMA	DMA channel 15, 31 transfer complete
0x0000_0080	32	16	0	4	DMA	DMA error interrupt channels 0-31
0x0000_0084	33	17	0	4	MCM	Normal interrupt
0x0000_0088	34	18	0	4	Flash memory	Command complete
0x0000_008C	35	19	0	4	Flash memory	Read collision
0x0000_0090	36	20	0	5	Mode Controller	Low-voltage detect, low-voltage warning
0x0000_0094	37	21	0	5	LLWU	Low Leakage Wakeup <b>NOTE:</b> The LLWU interrupt must not be masked by the interrupt controller to avoid a scenario where the system does not fully exit stop mode on an LLS recovery.
0x0000_0098	38	22	0	5	WDOG	Watchdog interrupt
0x0000_009C	39	23	0	5	RNG	Random Number Generator
0x0000_00A0	40	24	0	6	I <sup>2</sup> C0	—
0x0000_00A4	41	25	0	6	I <sup>2</sup> C1	—
0x0000_00A8	42	26	0	6	SPI0	Single interrupt vector for all sources
0x0000_00AC	43	27	0	6	SPI1	Single interrupt vector for all sources
0x0000_00B0	44	28	0	7	SPI2	Single interrupt vector for all sources
0x0000_00B4	45	29	0	7	CAN0	OR'ed Message buffer (0-15)
0x0000_00B8	46	30	0	7	CAN0	Bus Off
0x0000_00BC	47	31	0	7	CAN0	Error
0x0000_00C0	48	32	1	8	CAN0	Transmit Warning
0x0000_00C4	49	33	1	8	CAN0	Receive Warning
0x0000_00C8	50	34	1	8	CAN0	Wake Up
0x0000_00CC	51	35	1	8	I <sup>2</sup> S0	Transmit
0x0000_00D0	52	36	1	9	I <sup>2</sup> S0	Receive

Table continues on the next page...

Table 3-4. Interrupt vector assignments (continued)

Address	Vector	IRQ <sup>1</sup>	NVIC non-IPR register number <sup>2</sup>	NVIC IPR register number <sup>3</sup>	Source module	Source description
0x0000_00D4	53	37	1	9	CAN1	OR'ed Message buffer (0-15)
0x0000_00D8	54	38	1	9	CAN1	Bus off
0x0000_00DC	55	39	1	9	CAN1	Error
0x0000_00E0	56	40	1	10	CAN1	Transmit Warning
0x0000_00E4	57	41	1	10	CAN1	Receive Warning
0x0000_00E8	58	42	1	10	CAN1	Wake Up
0x0000_00EC	59	43	1	10	—	—
0x0000_00F0	60	44	1	11	UART0	Single interrupt vector for UART LON sources
0x0000_00F4	61	45	1	11	UART0	Single interrupt vector for UART status sources
0x0000_00F8	62	46	1	11	UART0	Single interrupt vector for UART error sources
0x0000_00FC	63	47	1	11	UART1	Single interrupt vector for UART status sources
0x0000_0100	64	48	1	12	UART1	Single interrupt vector for UART error sources
0x0000_0104	65	49	1	12	UART2	Single interrupt vector for UART status sources
0x0000_0108	66	50	1	12	UART2	Single interrupt vector for UART error sources
0x0000_010C	67	51	1	12	UART3	Single interrupt vector for UART status sources
0x0000_0110	68	52	1	13	UART3	Single interrupt vector for UART error sources
0x0000_0114	69	53	1	13	UART4	Single interrupt vector for UART status sources
0x0000_0118	70	54	1	13	UART4	Single interrupt vector for UART error sources
0x0000_011C	71	55	1	13	UART5	Single interrupt vector for UART status sources
0x0000_0120	72	56	1	14	UART5	Single interrupt vector for UART error sources
0x0000_0124	73	57	1	14	ADC0	—
0x0000_0128	74	58	1	14	ADC1	—
0x0000_012C	75	59	1	14	CMP0	—
0x0000_0130	76	60	1	15	CMP1	—

Table continues on the next page...

Table 3-4. Interrupt vector assignments (continued)

Address	Vector	IRQ <sup>1</sup>	NVIC non-IPR register number <sup>2</sup>	NVIC IPR register number <sup>3</sup>	Source module	Source description
0x0000_0134	77	61	1	15	CMP2	—
0x0000_0138	78	62	1	15	FTM0	Single interrupt vector for all sources
0x0000_013C	79	63	1	15	FTM1	Single interrupt vector for all sources
0x0000_0140	80	64	2	16	FTM2	Single interrupt vector for all sources
0x0000_0144	81	65	2	16	CMT	—
0x0000_0148	82	66	2	16	RTC	Alarm interrupt
0x0000_014C	83	67	2	16	RTC	Seconds interrupt
0x0000_0150	84	68	2	17	PIT	Channel 0
0x0000_0154	85	69	2	17	PIT	Channel 1
0x0000_0158	86	70	2	17	PIT	Channel 2
0x0000_015C	87	71	2	17	PIT	Channel 3
0x0000_0160	88	72	2	18	PDB	—
0x0000_0164	89	73	2	18	USB OTG	—
0x0000_0168	90	74	2	18	USB Charger Detect	—
0x0000_016C	91	75	2	18	Ethernet MAC	IEEE 1588 Timer Interrupt
0x0000_0170	92	76	2	19	Ethernet MAC	Transmit interrupt
0x0000_0174	93	77	2	19	Ethernet MAC	Receive interrupt
0x0000_0178	94	78	2	19	Ethernet MAC	Error and miscellaneous interrupt
0x0000_017C	95	79	2	19	—	—
0x0000_0180	96	80	2	20	SDHC	—
0x0000_0184	97	81	2	20	DAC0	—
0x0000_0188	98	82	2	20	DAC1	—
0x0000_018C	99	83	2	20	TSI	Single interrupt vector for all sources
0x0000_0190	100	84	2	21	MCG	—
0x0000_0194	101	85	2	21	Low Power Timer	—
0x0000_0198	102	86	2	21	—	—
0x0000_019C	103	87	2	21	Port control module	Pin detect (Port A)
0x0000_01A0	104	88	2	22	Port control module	Pin detect (Port B)
0x0000_01A4	105	89	2	22	Port control module	Pin detect (Port C)

Table continues on the next page...

**Table 3-4. Interrupt vector assignments (continued)**

Address	Vector	IRQ <sup>1</sup>	NVIC non-IPR register number <sup>2</sup>	NVIC IPR register number <sup>3</sup>	Source module	Source description
0x0000_01A8	106	90	2	22	Port control module	Pin detect (Port D)
0x0000_01AC	107	91	2	22	Port control module	Pin detect (Port E)
0x0000_01B0	108	92	2	23	Port control module	Pin detect (Port F)
0x0000_01B4	109	93	2	23	DDR controller	—
0x0000_01B8	110	94	2	23	Software	Software interrupt <sup>4</sup>
0x0000_01BC	111	95	2	23	NAND flash controller (NFC)	—
0x0000_01C0	112	96	3	24	USB HS	—
0x0000_01C4	113	97	3	24		—
0x0000_01C8	114	98	3	24	CMP3	—
0x0000_01CC	115	99	3	24	Tamper	Drylce Tamper Interrupt
0x0000_01D0	116	100	3	25	—	—
0x0000_01D4	117	101	3	25	FTM3	Single interrupt vector for all sources
0x0000_01D8	118	102	3	25	ADC2	—
0x0000_01DC	119	103	3	25	ADC3	—
0x0000_01E0	120	104	3	26	I <sup>2</sup> S1	Transmit
0x0000_01E4	121	105	3	26	I <sup>2</sup> S1	Receive

1. Indicates the NVIC's interrupt source number.

2. Indicates the NVIC's ISER, ICER, ISPR, ICPR, and IABR register number used for this IRQ. The equation to calculate this value is:  $IRQ \div 32$

3. Indicates the NVIC's IPR register number used for this IRQ. The equation to calculate this value is:  $IRQ \div 4$

4. This interrupt can only be pended or cleared via the NVIC registers.

### 3.2.2.3.1 Determining the bitfield and register location for configuring a particular interrupt

Suppose you need to configure the low-power timer (LPTMR) interrupt. The following table is an excerpt of the LPTMR row from [Interrupt channel assignments](#).

**Table 3-5. LPTMR interrupt vector assignment**

Address	Vector	IRQ <sup>1</sup>	NVIC non-IPR register number <sup>2</sup>	NVIC IPR register number <sup>3</sup>	Source module	Source description
0x0000_0194	101	85	2	21	Low Power Timer	—

1. Indicates the NVIC's interrupt source number.
2. Indicates the NVIC's ISER, ICER, ISPR, ICPR, and IABR register number used for this IRQ. The equation to calculate this value is:  $IRQ \div 32$
3. Indicates the NVIC's IPR register number used for this IRQ. The equation to calculate this value is:  $IRQ \div 4$

- The NVIC registers you would use to configure the interrupt are:
  - NVICISER2
  - NVICICER2
  - NVICISPR2
  - NVICICPR2
  - NVICIABR2
  - NVICIPR21
- To determine the particular IRQ's bitfield location within these particular registers:
  - NVICISER2, NVICICER2, NVICISPR2, NVICICPR2, NVICIABR2 bit location =  $IRQ \bmod 32 = 21$
  - NVICIPR21 bitfield starting location =  $8 * (IRQ \bmod 4) + 4 = 12$


Since the NVICIPR bitfields are 4-bit wide (16 priority levels), the NVICIPR21 bitfield range is 12-15

Therefore, the following bitfield locations are used to configure the LPTMR interrupts:

- NVICISER2[21]
- NVICICER2[21]
- NVICISPR2[21]
- NVICICPR2[21]
- NVICIABR2[21]
- NVICIPR21[15:12]

### 3.2.3 Asynchronous Wake-up Interrupt Controller (AWIC) Configuration

This section summarizes how the module has been configured in the chip. Full documentation for this module is provided by ARM and can be found at <http://www.arm.com>.



**Figure 3-3. Asynchronous Wake-up Interrupt Controller configuration**

**Table 3-6. Reference links to related information**

Topic	Related module	Reference
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
	Nested Vectored Interrupt Controller (NVIC)	<a href="#">NVIC</a>
Wake-up requests		<a href="#">AWIC wake-up sources</a>

### 3.2.3.1 Wake-up sources

The device uses the following internal and external inputs to the AWIC module.

**Table 3-7. AWIC Stop and VLPS Wake-up Sources**

Wake-up source	Description
Available system resets	RESET pin and WDOG when LPO is its clock source, and JTAG
Low-voltage detect	Mode Controller
Low-voltage warning	Mode Controller
Pin interrupts	Port Control Module - Any enabled pin interrupt is capable of waking the system
ADCx	The ADC is functional when using internal clock source
CMPx	Since no system clocks are available, functionality is limited
I <sup>2</sup> C	Address match wakeup
UART	Active edge on RXD
USB	Wakeup
LPTMR	Functional in Stop/VLPS modes
RTC	Functional in Stop/VLPS modes
Ethernet	Magic Packet wakeup


*Table continues on the next page...*

**Table 3-7. AWIC Stop and VLPS Wake-up Sources (continued)**

Wake-up source	Description
SDHC	Wakeup
I2S	Functional when using an external bit clock or external master clock
1588 Timer	Wakeup
TSI	
CAN	
Tamper detect	Interrupt or a reset

### 3.2.4 FPU Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.

**Figure 3-4. FPU configuration****Table 3-8. Reference links to related information**

Topic	Related module	Reference
Full description	FPU	<a href="http://www.arm.com">http://www.arm.com</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power Management		<a href="#">Power Management</a>
Transfers Private Peripheral Bus (PPB)	ARM Cortex M4 core	<a href="/projects/Microcontrollers/devices/Pioneer/topics/core/core-diagram-table.xml">/projects/Microcontrollers/devices/Pioneer/topics/core/core-diagram-table.xml</a>

### 3.2.5 JTAG Controller Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-5. JTAGC Controller configuration

Table 3-9. Reference links to related information

Topic	Related module	Reference
Full description	JTAGC	<a href="#">JTAGC</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

### 3.3 System modules

#### 3.3.1 SIM Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.





Figure 3-6. SIM configuration

Table 3-10. Reference links to related information

Topic	Related module	Reference
Full description	SIM	<a href="#">SIM</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>

### 3.3.2 System Mode Controller (SMC) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




**Figure 3-7. System Mode Controller configuration**

**Table 3-11. Reference links to related information**

Topic	Related module	Reference
Full description	System Mode Controller (SMC)	<a href="#">SMC</a>
System memory map		<a href="#">System memory map</a>
Power management		<a href="#">Power management</a>
	Power management controller (PMC)	<a href="#">PMC</a>
	Low-Leakage Wakeup Unit (LLWU)	<a href="#">LLWU</a>
	Reset Control Module (RCM)	<a href="#">Reset</a>

### 3.3.3 PMC Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-8. PMC configuration**

**Table 3-12. Reference links to related information**

Topic	Related module	Reference
Full description	PMC	<a href="#">PMC</a>
System memory map		<a href="#">System memory map</a>
Power management		<a href="#">Power management</a>
Full description	System Mode Controller (SMC)	<a href="#">System Mode Controller</a>
	Low-Leakage Wakeup Unit (LLWU)	<a href="#">LLWU</a>
	Reset Control Module (RCM)	<a href="#">Reset</a>

### 3.3.4 Low-Leakage Wake-up Unit (LLWU) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-9. Low-Leakage Wake-up Unit configuration

Table 3-13. Reference links to related information

Topic	Related module	Reference
Full description	LLWU	<a href="#">LLWU</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management chapter</a>
	Power Management Controller (PMC)	<a href="#">Power Management Controller (PMC)</a>
	Mode Controller	<a href="#">Mode Controller</a>
Wake-up requests		<a href="#">LLWU wake-up sources</a>

### 3.3.4.1 Wake-up Sources

This chip uses the following internal peripheral and external pin inputs as wakeup sources to the LLWU module:

- LLWU\_P0-15 are external pin inputs. See the chip's signal multiplexing table for the individual input signal options.
- LLWU\_M0IF-M7IF are connections to the internal peripheral interrupt flags.

#### NOTE

$\overline{\text{RESET}}$  is also a wakeup source, depending on the bit setting in the LLWU\_RST register. On devices where  $\overline{\text{RESET}}$  is not a dedicated pin, it must also be enabled in the explicit port mux control.

Table 3-14. Wakeup sources for LLWU inputs

Input	Wakeup source	Input	Wakeup source
LLWU_P0	PTE1/LLWU_P0 pin	LLWU_P12	PTD0/LLWU_P12 pin

Table continues on the next page...


**Table 3-14. Wakeup sources for LLWU inputs (continued)**

Input	Wakeup source	Input	Wakeup source
LLWU_P1	PTE2/LLWU_P1 pin	LLWU_P13	PTD2/LLWU_P13 pin
LLWU_P2	PTE4/LLWU_P2 pin	LLWU_P14	PTD4/LLWU_P14 pin
LLWU_P3	PTA4/LLWU_P3 pin <sup>1</sup>	LLWU_P15	PTD6/LLWU_P15 pin
LLWU_P4	PTA13/LLWU_P4 pin	LLWU_M0IF	LPTMR <sup>2</sup>
LLWU_P5	PTB0/LLWU_P5 pin	LLWU_M1IF	CMP0 <sup>2</sup>
LLWU_P6	PTC1/LLWU_P6 pin	LLWU_M2IF	CMP1 <sup>2</sup>
LLWU_P7	PTC3/LLWU_P7 pin	LLWU_M3IF	CMP2/CMP3 <sup>2</sup>
LLWU_P8	PTC4/LLWU_P8 pin	LLWU_M4IF	TSI <sup>2</sup>
LLWU_P9	PTC5/LLWU_P9 pin	LLWU_M5IF	RTC Alarm <sup>2</sup>
LLWU_P10	PTC6/LLWU_P10 pin	LLWU_M6IF	DryIce (tamper detect) <sup>2</sup>
LLWU_P11	PTC11/LLWU_P11 pin	LLWU_M7IF	RTC Seconds <sup>2</sup>

1. The  $\overline{\text{EZP\_CS}}$  signal is checked only on *Chip Reset not VLLS*, so a VLLS wakeup via a non-reset source does not cause EzPort mode entry. If NMI was enabled on entry to LLS/VLLS, asserting the NMI pin generates an NMI interrupt on exit from the low power mode.
2. Requires the peripheral and the peripheral interrupt to be enabled. The LLWU's WUME bit enables the internal module flag as a wakeup input. After wakeup, the flags are cleared based on the peripheral clearing mechanism.

### 3.3.5 MCM Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.

**Figure 3-10. MCM configuration****Table 3-15. Reference links to related information**

Topic	Related module	Reference
Full description	Miscellaneous control module (MCM)	<a href="#">MCM</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Transfers	ARM Cortex-M4 core	<a href="#">ARM Cortex-M4 core</a>
Private Peripheral Bus (PPB)		

### 3.3.6 Crossbar Switch Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-11. Crossbar switch integration

Table 3-16. Reference links to related information

Topic	Related module	Reference
Full description	Crossbar switch	<a href="#">Crossbar Switch</a>
System memory map		<a href="#">System memory map</a>

Table continues on the next page...

**Table 3-16. Reference links to related information (continued)**

Topic	Related module	Reference
Clocking		<a href="#">Clock Distribution</a>
Memory protection	MPU	<a href="#">MPU</a>
Crossbar switch master	ARM Cortex-M4 core	<a href="#">ARM Cortex-M4 core</a>
Crossbar switch master	DMA controller	<a href="#">DMA controller</a>
Crossbar switch master	EzPort	<a href="#">EzPort</a>
Crossbar switch master	Ethernet	<a href="#">Ethernet</a>
Crossbar switch master	USB FS/LS	<a href="#">USB FS/LS</a>
Crossbar switch master	USB HS/FS/LS	<a href="#">USB HS/FS/LS</a>
Crossbar switch master	SDHC	<a href="#">SDHC</a>
Crossbar switch master	NFC	<a href="#">NFC</a>
Crossbar switch slave	Flash	<a href="#">Flash</a>
Crossbar switch slave	SRAM backdoor	<a href="#">SRAM backdoor</a>
Crossbar switch slave	Peripheral bridges	<a href="#">Peripheral bridge</a>
Crossbar switch slave	GPIO controller	<a href="#">GPIO controller</a>
Crossbar switch slave	FlexBus	<a href="#">FlexBus</a>
Crossbar switch slave	DDR Controller	<a href="#">DDR Controller</a>

### 3.3.6.1 Crossbar Switch Master Assignments

The masters connected to the crossbar switch are assigned as follows:

Master module	Master port number
ARM core code bus	0
ARM core system bus	1
DMA/EzPort	2
SDHC/NFC/USB FS	3
USB HS	6
Ethernet	7

#### NOTE

The DMA and EzPort share a master port. Since these modules never operate at the same time, no configuration or arbitration explanations are necessary.

### 3.3.6.2 Crossbar Switch Slave Assignments

The slaves connected to the crossbar switch are assigned as follows:

Slave module	Slave port number	Protected by MPU?
Flash memory controller	0	Yes
SRAM backdoor	1	Yes
Peripheral bridge 0 <sup>1</sup>	2	No. Protection built into bridge.
Peripheral bridge 1/GPIO <sup>1</sup>	3	No. Protection built into bridge.
FlexBus	4	Yes
DDR memory controller bus 0 <sup>1</sup>	5	Yes
DDR memory controller bus 1 <sup>1</sup>	6	Yes
DDR memory controller bus 2 <sup>1</sup>	7	Yes


1. See [System memory map](#) for access restrictions.

### 3.3.6.3 PRS register reset values

The AXBS\_PRS<sub>n</sub> registers reset to 7654\_3210h.

## 3.3.7 Memory Protection Unit (MPU) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-12. Memory Protection Unit configuration**

**Table 3-17. Reference links to related information**

Topic	Related module	Reference
Full description	Memory Protection Unit (MPU)	<a href="#">MPU</a>
System memory map		<a href="#">System memory map</a>

*Table continues on the next page...*

**Table 3-17. Reference links to related information (continued)**

Topic	Related module	Reference
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Logical masters		<a href="#">Logical master assignments</a>
Slave modules		<a href="#">Slave module assignments</a>

### 3.3.7.1 MPU Slave Port Assignments

The memory-mapped resources protected by the MPU are:

**Table 3-18. MPU Slave Port Assignments**

Source	MPU Slave Port Assignment	Destination
Crossbar slave port 0	MPU slave port 0	Flash Controller
Crossbar slave port 1	MPU slave port 1	SRAM backdoor
Code Bus	MPU slave port 2	SRAM_L frontdoor
System Bus	MPU slave port 3	SRAM_U frontdoor
Crossbar slave port 4	MPU slave port 4	FlexBus
Three crossbar slave ports	Three MPU slave ports	SDRAM controller

### 3.3.7.2 MPU Logical Bus Master Assignments

The logical bus master assignments for the MPU are:

**Table 3-19. MPU Logical Bus Master Assignments**

MPU Logical Bus Master Number	Bus Master
0	Core
1	Debugger
2	DMA
3	ENET
4	USB
5	SDHC
6	none
7	none

### 3.3.7.3 MPU Access Violation Indications

Access violations detected by the MPU are signaled to the appropriate bus master as shown below:

**Table 3-20. Access Violation Indications**

Bus Master	Core Indication
Core	Bus fault (interrupt vector #5) Note: To enable bus faults set the core's System Handler Control and State Register's BUSFAULTENA bit. If this bit is not set, MPU violations result in a hard fault (interrupt vector #3).
Debugger	The STICKYERROR flag is set in the Debug Port Control/Status Register.
DMA	Interrupt vector #32
Ethernet	Interrupt vector #94
USB_OTG	Interrupt vector #89
SDHC	Interrupt vector #96

### 3.3.7.4 Reset Values for RGD0 Registers

At reset, the MPU is enabled with a single region descriptor (RGD0) that maps the entire 4 GB address space with read, write and execute permissions given to the core, debugger and the DMA bus masters.

The following table shows the chip-specific reset values for RGD0 and RGDAAC0.

**Table 3-21. Reset Values for RGD0 Registers**

Register	Reset value
RGD0_WORD0	0000_0000h
RGD0_WORD1	FFFF_FFFFh
RGD0_WORD2	0061_F7DFh
RGD0_WORD3	0000_0001h
RGDAAC0	0061_F7DFh

### 3.3.7.5 Write Access Restrictions for RGD0 Registers

In addition to configuring the initial state of RGD0, the MPU implements further access control on writes to the RGD0 registers. Specifically, the MPU assigns a priority scheme where the debugger is treated as the highest priority master followed by the core and then all the remaining masters.

The MPU does not allow writes from the core to affect the RGD0 start or end addresses nor the permissions associated with the debugger; it can only write the permission fields associated with the other masters.


These protections (summarized below) guarantee that the debugger always has access to the entire address space and those rights cannot be changed by the core or any other bus master.

**Table 3-22. Write Access to RGD0 Registers**

Bus Master	Write Access?
Core	Partial. The Core cannot write to the following registers or register fields: <ul style="list-style-type: none"> <li>• RGD0_WORD0, RGD0_WORD1, RGD0_WORD3</li> <li>• RGD0_WORD2[M1SM, M1UM]</li> <li>• RGDAAC0[M1SM, M1UM]</li> </ul> <b>NOTE:</b> Changes to the RGD0_WORD2 alterable fields should be done via a write to RGDAAC0.
Debugger	Yes
All other masters	No

### 3.3.8 Peripheral Bridge Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-13. Peripheral bridge configuration**

**Table 3-23. Reference links to related information**

Topic	Related module	Reference
Full description	Peripheral bridge (AIPS-Lite)	<a href="#">Peripheral bridge (AIPS-Lite)</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Crossbar switch	Crossbar switch	<a href="#">Crossbar switch</a>

### 3.3.8.1 Number of peripheral bridges

This device contains two identical peripheral bridges.

### 3.3.8.2 Memory maps

The peripheral bridges are used to access the registers of most of the modules on this device. See [AIPS0 Memory Map](#) and [AIPS1 Memory Map](#) for the memory slot assignment for each module.

### 3.3.8.3 MPRA register

Each of the two peripheral bridges supports up to 8 crossbar switch masters, each assigned to a MPROTx field in the MPRA register. However, fewer are supported on this device. See [Crossbar switch](#) for details of the master port assignments for this device.

### 3.3.8.4 AIPS\_Lite MPRA register reset value

- AIPS<sub>x</sub>\_MPRA reset value is 0x7770\_0000

Therefore, masters 0, 1, and 2 are trusted bus masters after reset.

### 3.3.8.5 PACR registers


Each of the two peripheral bridges support up to 128 peripherals each assigned to an PACRx field within the PACRA-PACRP registers. However, fewer peripherals are supported on this device. See [AIPS0 Memory Map](#) and [AIPS1 Memory Map](#) for details of the peripheral slot assignments for this device. Unused PACRx fields are reserved.

### 3.3.8.6 AIPS\_Lite PACRE-P register reset values

The AIPS<sub>x</sub>\_PACRE-P reset values depend on if the module is available on your particular device. For each populated slot in slots 32-127 in [Peripheral Bridge 0 \(AIPS-Lite 0\) Memory Map](#) and [Peripheral Bridge 1 \(AIPS-Lite 1\) Memory Map](#), the corresponding module's PACR[32:127] field resets to 0x4.

### 3.3.9 DMA request multiplexer configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-14. DMA request multiplexer configuration**

**Table 3-24. Reference links to related information**

Topic	Related module	Reference
Full description	DMA request multiplexer	<a href="#">DMA Mux</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Channel request	DMA controller	<a href="#">DMA Controller</a>
Requests		<a href="#">DMA request sources</a>

#### 3.3.9.1 DMA MUX request sources

This device includes two DMA request MUXes that allows up to 126 DMA request signals to be mapped to any of the 32 DMA channels. The first MUX is connected to channels 0-15 and the second MUX is connected to channels 16-31. To allow for flexibility and optimal usage of the available DMA channels some of the DMA request sources are available on both muxes.

Because of the mux there is not a hard correlation between any of the DMA request sources and a specific DMA channel.

Table 3-25. DMA request sources - MUX 0

Source number	Source module	Source description
0	—	Channel disabled <sup>1</sup>
1	Reserved	Not used
2	UART0	Receive
3	UART0	Transmit
4	UART1	Receive
5	UART1	Transmit
6	UART2	Receive
7	UART2	Transmit
8	UART3	Receive
9	UART3	Transmit
10	UART4	Receive
11	UART4	Transmit
12	UART5	Receive
13	UART5	Transmit
14	I <sup>2</sup> S0	Receive
15	I <sup>2</sup> S0	Transmit
16	SPI0	Receive
17	SPI0	Transmit
18	SPI1	Receive
19	SPI1	Transmit
20	SPI2	Receive
21	SPI2	Transmit
22	I <sup>2</sup> C0	—
23	I <sup>2</sup> C1 or I <sup>2</sup> C2	—
24	FTM0	Channel 0
25	FTM0	Channel 1
26	FTM0	Channel 2
27	FTM0	Channel 3
28	FTM0	Channel 4
29	FTM0	Channel 5
30	FTM0	Channel 6
31	FTM0	Channel 7
32	FTM1	Channel 0
33	FTM1	Channel 1

Table continues on the next page...

**Table 3-25. DMA request sources - MUX 0 (continued)**

Source number	Source module	Source description
34	FTM2	Channel 0
35	FTM2	Channel 1
36	IEEE 1588 Timers	Timer 0
37	IEEE 1588 Timers	Timer 1
38	IEEE 1588 Timers	Timer 2
39	IEEE 1588 Timers	Timer 3
40	ADC0	—
41	ADC1	—
42	CMP0	—
43	CMP1	—
44	CMP2	—
45	DAC0	—
46	DAC1	—
47	CMT	—
48	PDB	—
49	Port control module	Port A
50	Port control module	Port B
51	Port control module	Port C
52	Port control module	Port D
53	Port control module	Port E
54	DMA MUX	Always enabled
55	DMA MUX	Always enabled
56	DMA MUX	Always enabled
57	DMA MUX	Always enabled
58	DMA MUX	Always enabled
59	DMA MUX	Always enabled
60	DMA MUX	Always enabled
61	DMA MUX	Always enabled
62	DMA MUX	Always enabled
63	DMA MUX	Always enabled

1. Configuring a DMA channel to select source 0 or any of the reserved sources disables that DMA channel.

Table 3-26. DMA Request Sources - Mux 1

Source number	Source module	Source description
0	—	Channel disabled <sup>1</sup>
1	Reserved	Not used
2	UART0	Receive
3	UART0	Transmit
4	UART1	Receive
5	UART1	Transmit
6	UART2	Receive
7	UART2	Transmit
8	UART3	Receive
9	UART3	Transmit
10	UART4	Receive
11	UART4	Transmit
12	UART5	Receive
13	UART5	Transmit
14	I <sup>2</sup> S1	Receive
15	I <sup>2</sup> S1	Transmit
16	SPI0	Receive
17	SPI0	Transmit
18	SPI1	Receive
19	SPI1	Transmit
20	SPI2	Receive
21	SPI2	Transmit
22	Reserved	—
23	Reserved	—
24	FTM3	Channel 0
25	FTM3	Channel 1
26	FTM3	Channel 2
27	FTM3	Channel 3
28	FTM3	Channel 4
29	FTM3	Channel 5
30	FTM3	Channel 6
31	FTM3	Channel 7
32	Reserved	—
33	Reserved	—

Table continues on the next page...

**Table 3-26. DMA Request Sources - Mux 1 (continued)**

Source number	Source module	Source description
34	Reserved	—
35	Reserved	—
36	IEEE 1588 Timers	Timer 0
37	IEEE 1588 Timers	Timer 1
38	IEEE 1588 Timers	Timer 2
39	IEEE 1588 Timers	Timer 3
40	ADC0	—
41	ADC1	—
42	ADC2	—
43	ADC3	—
44	Reserved	—
45	DAC0	—
46	DAC1	—
47	CMP0	—
48	CMP1	—
49	CMP2	—
50	CMP3	—
51	Reserved	—
52	Reserved	—
53	Port control module	Port F
54	DMA MUX	Always enabled
55	DMA MUX	Always enabled
56	DMA MUX	Always enabled
57	DMA MUX	Always enabled
58	DMA MUX	Always enabled
59	DMA MUX	Always enabled
60	DMA MUX	Always enabled
61	DMA MUX	Always enabled
62	DMA MUX	Always enabled
63	DMA MUX	Always enabled


1. Configuring a DMA channel to select source 0 or any of the reserved sources disables that DMA channel.

### 3.3.9.2 DMA transfers via PIT trigger

The PIT module can trigger a DMA transfer on the first four DMA channels. The assignments are detailed at [PIT/DMA Periodic Trigger Assignments](#).

### 3.3.10 DMA Controller Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




**Figure 3-15. DMA Controller configuration**

**Table 3-27. Reference links to related information**

Topic	Related module	Reference
Full description	DMA Controller	<a href="#">DMA Controller</a>
System memory map		<a href="#">System memory map</a>
Register access	Peripheral bridge (AIPS-Lite 0)	<a href="#">AIPS-Lite 0</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Transfers	Crossbar switch	<a href="#">Crossbar switch</a>

### 3.3.11 External Watchdog Monitor (EWM) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-16. External Watchdog Monitor configuration**

**Table 3-28. Reference links to related information**

Topic	Related module	Reference
Full description	External Watchdog Monitor (EWM)	<a href="#">EWM</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	Port Control Module	<a href="#">Signal multiplexing</a>

### 3.3.11.1 EWM clocks

This table shows the EWM clocks and the corresponding chip clocks.

**Table 3-29. EWM clock connections**

Module clock	Chip clock
Low Power Clock	1 kHz LPO Clock

### 3.3.11.2 EWM low-power modes

This table shows the EWM low-power modes and the corresponding chip low-power modes.

**Table 3-30. EWM low-power modes**

Module mode	Chip mode
Wait	Wait, VLPW
Stop	Stop, VLPS, LLS
Power Down	VLLS3, VLLS2, VLLS1

### 3.3.11.3 $\overline{\text{EWM\_OUT}}$ pin state in low power modes

During Wait, Stop and Power Down modes the  $\overline{\text{EWM\_OUT}}$  pin enters a high-impedance state. A user has the option to control the logic state of the pin using an external pull device or by configuring the internal pull device. When the CPU enters a Run mode from Wait or Stop recovery, the pin resumes its previous state before entering Wait or Stop mode. When the CPU enters Run mode from Power Down, the pin returns to its reset state.

### 3.3.12 Watchdog Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-17. Watchdog configuration

Table 3-31. Reference links to related information

Topic	Related module	Reference
Full description	Watchdog	<a href="#">Watchdog</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
	Mode Controller (MC)	<a href="#">System Mode Controller</a>

#### 3.3.12.1 WDOG clocks

This table shows the WDOG module clocks and the corresponding chip clocks.

**Table 3-32. WDOG clock connections**

Module clock	Chip clock
LPO Oscillator	1 kHz LPO Clock
Alt Clock	Bus Clock
Fast Test Clock	Bus Clock
System Bus Clock	Bus Clock

### 3.3.12.2 WDOG low-power modes

This table shows the WDOG low-power modes and the corresponding chip low-power modes.

**Table 3-33. WDOG low-power modes**

Module mode	Chip mode
Wait	Wait, VLPW
Stop	Stop, VLPS
Power Down	LLS, VLLSx

## 3.4 Clock Modules

### 3.4.1 MCG Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-18. MCG configuration

Table 3-34. Reference links to related information

Topic	Related module	Reference
Full description	MCG	<a href="#">MCG</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

### 3.4.2 OSCx Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-19. OSCx configuration

Table 3-35. Reference links to related information

Topic	Related module	Reference
Full description	OSCx	<a href="#">OSCx</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>

Table continues on the next page...

**Table 3-35. Reference links to related information (continued)**


Topic	Related module	Reference
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>
Full description	MCG	<a href="#">MCG</a>

### 3.4.2.1 OSC modes of operation with MCG

The MCG's C2 register bits configure the oscillator frequency range. See the OSC and MCG chapters for more details.

### 3.4.3 RTC OSC configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-20. RTC OSC configuration**

**Table 3-36. Reference links to related information**

Topic	Related module	Reference
Full description	RTC OSC	<a href="#">RTC OSC</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>
Full description	MCG	<a href="#">MCG</a>

## 3.5 Memories and Memory Interfaces

### 3.5.1 Flash Memory Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-21. Flash memory configuration

Table 3-37. Reference links to related information

Topic	Related module	Reference
Full description	Flash memory	<a href="#">Flash memory</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Transfers	Flash memory controller	<a href="#">Flash memory controller</a>
Register access	Peripheral bridge	<a href="#">Peripheral bridge</a>

### 3.5.1.1 Flash memory types

This device contains the following types of flash memory:

- Program flash memory — non-volatile flash memory that can execute program code
- FlexMemory — encompasses the following memory types:
  - For devices with FlexNVM: FlexNVM — Non-volatile flash memory that can execute program code, store data, or backup EEPROM data
  - For devices with FlexNVM: FlexRAM — RAM memory that can be used as traditional RAM or as high-endurance EEPROM storage, and also accelerates flash programming
  - For devices with only program flash memory: Programming acceleration RAM — RAM memory that accelerates flash programming

### 3.5.1.2 Flash Memory Sizes

The devices covered in this document contain:

- For devices with program flash only: 4 blocks of program flash consisting of 4 KB sectors

- For devices that contain FlexNVM: 2 blocks of program flash consisting of 4 KB sectors
- For devices that contain FlexNVM: 2 blocks of FlexNVM consisting of 4 KB sectors
- For devices that contain FlexNVM: 1 block of FlexRAM

The amounts of flash memory for the devices covered in this document are:

Device	Program flash (KB)	Block 0 (P-Flash) address range <sup>1</sup>	FlexNVM (KB)	Block 1 (FlexNVM/ P-Flash) address range <sup>1</sup>	FlexRAM (KB)	FlexRAM address range
MK61FX512VM J12	512	0x0000_0000 – 0x0007_FFFF	512	0x1000_0000 – 0x1007_FFFF	16	0x1400_0000 – 0x1400_3FFF
MK61FN1M0V MJ12	1024	0x0000_0000 – 0x0007_FFFF	—	0x0008_0000 – 0x000F_FFFF	—	N/A
MK61FX512VM J15	512	0x0000_0000 – 0x0007_FFFF	512	0x1000_0000 – 0x1007_FFFF	16	0x1400_0000 – 0x1400_3FFF
MK61FN1M0V MJ15	1024	0x0000_0000 – 0x0007_FFFF	—	0x0008_0000 – 0x000F_FFFF	—	N/A

1. For program flash only devices: The addresses shown assume program flash swap is disabled (default configuration).


### 3.5.1.3 Flash Memory Size Considerations

Since this document covers devices that contain program flash only and devices that contain program flash and FlexNVM, there are some items to consider when reading the flash memory chapter.


- The flash memory chapter shows a mixture of information depending on the device you are using.
- For the program flash only devices:
  - Two program flash blocks are supported: program flash 1 and program flash 2. The two blocks are contiguous in the system memory map.
  - The program flash blocks support a swap feature in which the starting address of the program flash blocks can be swapped.
  - The FlexRAM is not available as EEPROM or traditional RAM. Its space is only used for programming acceleration through the Program Section command.
- For the devices containing program flash and FlexNVM:
  - Since there is only one program flash block, the program flash swap feature is not available.

### 3.5.1.4 Flash Memory Map

The various flash memories and the flash registers are located at different base addresses as shown in the following figure. The base address for each is specified in [System memory map](#).



**Figure 3-22. Flash memory map for devices containing only program flash**



**Figure 3-23. Flash memory map for devices containing FlexNVM**

### 3.5.1.5 Flash Security

How flash security is implemented on this device is described in [Chip Security](#).

### 3.5.1.6 Flash Modes

The flash memory operates in NVM normal and NVM special modes. The flash memory enters NVM special mode when the EzPort is enabled ( $\overline{\text{EZP\_CS}}$  asserted during reset), or the system is under debug mode. Otherwise, flash memory operates in NVM normal mode.

### 3.5.1.7 Erase All Flash Contents

In addition to software, the entire flash memory may be erased external to the flash memory in two ways:

1. Via the EzPort by issuing a bulk erase (BE) command. See the EzPort chapter for more details.
2. Via the SWJ-DP debug port by setting DAP\_CONTROL[0]. DAP\_STATUS[0] is set to indicate the mass erase command has been accepted. DAP\_STATUS[0] is cleared when the mass erase completes.

### 3.5.1.8 FTFE\_FOPT Register

The flash memory's FTFE\_FOPT register allows the user to customize the operation of the MCU at boot time. See [FOPT boot options](#) for details of its definition.

## 3.5.2 Flash Memory Controller Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-24. Flash memory controller configuration

Table 3-38. Reference links to related information

Topic	Related module	Reference
Full description	Flash memory controller	<a href="#">Flash memory controller</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Transfers	Flash memory	<a href="#">Flash memory</a>

Table continues on the next page...

**Table 3-38. Reference links to related information (continued)**

Topic	Related module	Reference
Transfers	MPU	<a href="#">MPU</a>
Transfers	Crossbar switch	<a href="#">Crossbar Switch</a>
Register access	Peripheral bridge	<a href="#">Peripheral bridge</a>

### 3.5.2.1 Number of masters

The Flash Memory Controller supports up to eight crossbar switch masters. However, this device has a different number of crossbar switch masters. See [Crossbar Switch Configuration](#) for details on the master port assignments.

### 3.5.2.2 Program Flash Swap

On devices that contain program flash memory only, the program flash memory blocks may swap their base addresses.

While not using swap:

- FMC\_PFB01CR controls the lower code addresses (blocks 0-1)
- FMC\_PFB23CR controls the upper code addresses (blocks 2-3)

If swap is used, the opposite is true:

- FMC\_PFB01CR controls the upper code addresses (now in blocks 0-1)
- FMC\_PFB23CR controls the lower code addresses (now in blocks 2-3)

## 3.5.3 SRAM Configuration

This section summarizes how the module has been configured in the chip.




Figure 3-25. SRAM configuration

Table 3-39. Reference links to related information

Topic	Related module	Reference
Full description	SRAM	<a href="#">SRAM</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Transfers	SRAM controller	<a href="#">SRAM controller</a>
	ARM Cortex-M4 core	<a href="#">ARM Cortex-M4 core</a>
	Memory protection unit	<a href="#">Memory protection unit</a>

### 3.5.3.1 SRAM sizes

This device contains SRAM tightly coupled to the ARM Cortex-M4 core. The amount of SRAM for the devices covered in this document is shown in the following table.

Device	SRAM (KB)
MK61FX512VMJ12	128
MK61FN1M0VMJ12	128
MK61FX512VMJ15	128
MK61FN1M0VMJ15	128

### 3.5.3.2 SRAM Arrays

The on-chip SRAM is split into two equally-sized logical arrays, SRAM\_L and SRAM\_U.


The on-chip RAM is implemented such that the SRAM\_L and SRAM\_U ranges form a contiguous block in the memory map. As such:

- SRAM\_L is anchored to 0x1FFF\_FFFF and occupies the space before this ending address.
- SRAM\_U is anchored to 0x2000\_0000 and occupies the space after this beginning address.

Valid address ranges for SRAM\_L and SRAM\_U are then defined as:

- SRAM\_L = [0x2000\_0000–(SRAM\_size/2)] to 0x1FFF\_FFFF
- SRAM\_U = 0x2000\_0000 to [0x2000\_0000+(SRAM\_size/2)-1]

This is illustrated in the following figure.



**Figure 3-26. SRAM blocks memory map**

For example, for a device containing 64 KB of SRAM the ranges are:

- SRAM\_L: 0x1FFF\_8000 – 0x1FFF\_FFFF
- SRAM\_U: 0x2000\_0000 – 0x2000\_7FFF

### 3.5.3.3 SRAM retention in low power modes

The SRAM is retained down to VLLS3 mode.

In VLLS2 the 16 KB region of SRAM\_U from 0x2000\_0000 is powered.

In VLLS1 no SRAM is retained. However, the [32-byte register file](#) is available in VLLS1.


### 3.5.3.4 SRAM accesses

The SRAM is split into two logical arrays that are 32-bits wide.

- SRAM\_L — Accessible by the code bus of the Cortex-M4 core and by the backdoor port.
- SRAM\_U — Accessible by the system bus of the Cortex-M4 core and by the backdoor port.

The backdoor port makes the SRAM accessible to the non-core bus masters (such as DMA).

The following figure illustrates the SRAM accesses within the device.



**Figure 3-27. SRAM access diagram**

The following simultaneous accesses can be made to different logical halves of the SRAM:

- Core code and core system
- Core code and non-core master
- Core system and non-core master

**NOTE**

Two non-core masters cannot access SRAM simultaneously. The required arbitration and serialization is provided by the crossbar switch. The SRAM\_{L,U} arbitration is controlled by the SRAM controller based on the configuration bits in the MCM module.

**NOTE**


Burst-access cannot occur across the 0x2000\_0000 boundary that separates the two SRAM arrays. The two arrays should be treated as separate memory ranges for burst accesses.

**3.5.3.5 SRAM arbitration and priority control**

The MCM's SRAMAP register controls the arbitration and priority schemes for the two SRAM arrays.

### 3.5.4 Local Memory Controller Configuration

This section summarizes how the module has been configured in the chip.



**Figure 3-28. Local memory controller configuration**

**Table 3-40. Reference links to related information**

Topic	Related module	Reference
Full description	Local memory controller	<a href="#">Local memory controller</a>
System memory map		<a href="#">System memory map</a>
Power management		<a href="#">Power management</a>
Transfers	SRAM	<a href="#">SRAM</a>
	ARM Cortex-M4 core	<a href="#">ARM Cortex-M4 core</a>
	Memory protection unit	<a href="#">Memory protection unit</a>

#### 3.5.4.1 Local memory controller region assignment

The following table shows the LMEM's region mode register assignment for each region field. It also shows the available cache modes for each region.

**Table 3-41. Cache regions**

Address range	Destination slave	Region number	Available cache modes
0x0000_0000–0x07FF_FFFF	Program flash and read-only data	R0	Write-through and non-cacheable <sup>1</sup>
0x0800_0000–0x0FFF_FFFF	DRAM Controller (Aliased Area)	R1	Write-through and non-cacheable

*Table continues on the next page...*


**Table 3-41. Cache regions (continued)**

Address range	Destination slave	Region number	Available cache modes
0x1000_0000–0x17FF_FFFF	FlexNVM	R2	Write-through and non-cacheable 1
0x1800_0000–0x1BFF_FFFF	FlexBus (Aliased Area)	R3	Write-through and non-cacheable
0x1C00_0000–0x1FFF_FFFF	SRAM_L: Lower SRAM (ICODE/ DCODE)	R4	Non-cacheable
0x2000_0000–0x200F_FFFF	SRAM_U: Upper SRAM	R5	Non-cacheable
0x6000_0000–0x6FFF_FFFF	Flexbus (External memory - Write-back)	R6	Write-back, write-through, and non-cacheable
0x7000_0000–0x7FFF_FFFF	DRAM Controller	R7	Write-back, write-through, and non-cacheable
0x8000_0000–0x8FFF_FFFF	DRAM Controller - Write-through	R8	Write-through and non-cacheable
0x9000_0000–0x9FFF_FFFF	FlexBus (External memory - Write-through)	R9	Write-through and non-cacheable

1. Cache write hits do not write-through to program flash or FlexNVM regions because flash writes require flash programming.

### 3.5.5 System Register File Configuration

This section summarizes how the module has been configured in the chip.



**Figure 3-29. System Register file configuration**

**Table 3-42. Reference links to related information**

Topic	Related module	Reference
Full description	Register file	<a href="#">Register file</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>


### 3.5.5.1 System Register file

This device includes a 32-byte register file that is powered in all power modes.

Also, it retains contents during low-voltage detect (LVD) events and is only reset during a power-on reset.

### 3.5.6 VBAT Register File Configuration

This section summarizes how the module has been configured in the chip.



**Figure 3-30. VBAT Register file configuration**

**Table 3-43. Reference links to related information**

Topic	Related module	Reference
Full description	VBAT register file	<a href="#">VBAT register file</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>

#### 3.5.6.1 VBAT register file

This device includes a 32-byte register file that is powered in all power modes and is powered by VBAT.

It is only reset during VBAT power-on reset.

### 3.5.7 EzPort Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



Figure 3-31. EzPort configuration

Table 3-44. Reference links to related information

Topic	Related module	Reference
Full description	EzPort	<a href="#">EzPort</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Transfers	Crossbar switch	<a href="#">Crossbar switch</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

#### 3.5.7.1 JTAG instruction

The system JTAG controller implements an EZPORT instruction. When executing this instruction, the JTAG controller resets the core logic and asserts the EzPort chip select signal to force the processor into EzPort mode.

#### 3.5.7.2 Flash Option Register (FOPT)

The FOPT[EZPORT\_DIS] bit can be used to prevent entry into EzPort mode during reset. If the FOPT[EZPORT\_DIS] bit is cleared, then the state of the chip select signal ( $\overline{\text{EZP\_CS}}$ ) is ignored and the MCU always boots in normal mode.

This option is useful for systems that use the  $\overline{\text{EZP\_CS}}$ /NMI signal configured for its NMI function. Disabling EzPort mode prevents possible unwanted entry into EzPort mode if the external circuit that drives the NMI signal asserts it during reset.

The FOPT register is loaded from the flash option byte. If the flash option byte is modified the new value takes effect for any subsequent resets, until the value is changed again.

### 3.5.8 FlexBus Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-32. FlexBus configuration

Table 3-45. Reference links to related information

Topic	Related module	Reference
Full description	FlexBus	<a href="#">FlexBus</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Transfers	Memory protection unit (MPU)	<a href="#">Memory protection unit (MPU)</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

#### 3.5.8.1 FlexBus clocking

The system provides a dedicated clock source to the FlexBus module's external FB\_CLKOUT. Its clock frequency is derived from a divider of the MCGOUTCLK. See [Clock Distribution](#) for more details.

#### 3.5.8.2 FlexBus signal multiplexing

The multiplexing of the FlexBus address and data signals is controlled by the port control module. However, the multiplexing of some of the FlexBus control signals are controlled by the port control and FlexBus modules. The port control module registers control

whether the FlexBus or another module signals are available on the external pin, while the FlexBus's CSPMCR register configures which FlexBus signals are available from the module. The control signals are grouped as illustrated:




Figure 3-33. FlexBus control signal multiplexing

Therefore, use the CSPMCR and port control registers to configure which control signal is available on the external pin. All control signals, except for  $\overline{\text{FB\_TA}}$ , are assigned to the ALT5 function in the port control module. Since, unlike the other control signals,  $\overline{\text{FB\_TA}}$  is an input signal, it is assigned to the ALT6 function.

### 3.5.8.3 FlexBus CSCR0 reset value

On this device the CSCR0 resets to 0x003F\_FC00. Configure this register as needed before performing any FlexBus access.

### 3.5.8.4 FlexBus Security


When security is enabled on the device, FlexBus accesses may be restricted by configuring the FBSL field in the SIM's SOPT2 register. See [System Integration Module \(SIM\)](#) for details.

### 3.5.8.5 FlexBus line transfers

Line transfers are not possible from the ARM Cortex-M4 core. Ignore any references to line transfers in the FlexBus chapter.

## 3.5.9 DDR Memory Controller Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-34. DDR memory controller configuration**

**Table 3-46. Reference links to related information**

Topic	Related module	Reference
Full description	DDR controller	<a href="#">DDR controller</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Transfers	Memory protection unit (MPU)	<a href="#">Memory protection unit (MPU)</a>

### 3.5.9.1 DDR maximum address space

The maximum address space available for the DDR controller is calculated using the following formula:

$$\text{Maximum Memory Size} = \text{Chip\_Selects} \times \text{Banks} \times 2^{\text{Address\_bits}} \times \text{Data\_Path\_Width}$$


The maximum values available for this device are:

- Chip selects = 1
- Device address = 15 rows + 11 columns = 26
- Number of banks = 8
- Memory data path width = 2 bytes

As a result, the maximum accessible memory area is 1 GB.

### 3.5.10 NAND Flash Controller (NFC) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-35. NAND Flash Controller configuration**

**Table 3-47. Reference links to related information**

Topic	Related module	Reference
Full description	NAND Flash Controller (NFC)	<a href="#">NFC</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

### 3.5.10.1 NFC clock

The NFC clock frequency is determined by the selected NFC clock source and the SIM\_CLKDIV4[NFCDIV, NFCFRAC] bitfields. See [NAND Flash Controller \(NFC\) clocking](#) for more details.

## 3.6 Security

### 3.6.1 CRC Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-36. CRC configuration

Table 3-48. Reference links to related information

Topic	Related module	Reference
Full description	CRC	<a href="#">CRC</a>
System memory map		<a href="#">System memory map</a>
Power management		<a href="#">Power management</a>

### 3.6.2 MMCAU Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-37. MMCAU configuration

Table 3-49. Reference links to related information

Topic	Related module	Reference
Full description	MMCAU	<a href="#">MMCAU</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power Management		<a href="#">Power Management</a>
Transfers Private Peripheral Bus (PPB)	ARM Cortex M4 Core	

### 3.6.3 RNG Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-38. RNG configuration**

**Table 3-50. Reference links to related information**

Topic	Related module	Reference
Full description	RNG	<a href="#">RNG</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>

### 3.6.4 Drylce (tamper detect and secure storage) configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-39. DryIce configuration


Table 3-51. Reference links to related information

Topic	Related module	Reference
Full description	DryIce	<a href="#">DryIce</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
System reset	Reset Control Module (RCM)	<a href="#">Tamper detect</a>
AWIC		<a href="#">AWIC</a>
LLWU		<a href="#">LLWU</a>

## 3.7 Analog

### 3.7.1 16-bit SAR ADC with PGA Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-40. 16-bit SAR ADC with PGA configuration**

**Table 3-52. Reference links to related information**

Topic	Related module	Reference
Full description	16-bit SAR ADC with PGA	<a href="#">16-bit SAR ADC with PGA</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

### 3.7.1.1 ADC instantiation information

This device contains four ADCs. Each ADC contains a PGA channel for a total of four separate PGAs.

#### 3.7.1.1.1 Number of ADC channels

The number of ADC channels present on the device is determined by the pinout of the specific device package. For details regarding the number of ADC channel available on a particular package, refer to the signal multiplexing chapter of this MCU.

### 3.7.1.2 DMA Support on ADC

Applications may require continuous sampling of the ADC (4K samples/sec) that may have considerable load on the CPU. Though using PDB to trigger ADC may reduce some CPU load, The ADC supports DMA request functionality for higher performance when the ADC is sampled at a very high rate or cases were PDB is bypassed. The ADC can trigger the DMA (via DMA req) on conversion completion.

### 3.7.1.3 ADC0 Connections/Channel Assignment

#### NOTE

As indicated by the following sections, each ADCx\_DPx input and certain ADCx\_DMx inputs may operate as single-ended ADC channels in single-ended mode.

#### 3.7.1.3.1 ADC0 Channel Assignment for 256-Pin Package

ADC Channel (SC1n[ADCH])	Channel	Input signal (SC1n[DIFF]= 1)	Input signal (SC1n[DIFF]= 0)
00000	DAD0	ADC0_DP0 and ADC0_DM0 <sup>1</sup>	ADC0_DP0 <sup>2</sup>
00001	DAD1	ADC0_DP1 and ADC0_DM1	ADC0_DP1
00010	DAD2	PGA0_DP and PGA0_DM	PGA0_DP
00011	DAD3	ADC0_DP3 and ADC0_DM3 <sup>3</sup>	ADC0_DP3 <sup>4</sup>
00100 <sup>5</sup>	AD4a	Reserved	ADC0_SE4a
00101 <sup>5</sup>	AD5a	Reserved	ADC0_SE5a
00110 <sup>5</sup>	AD6a	Reserved	ADC0_SE6a
00111 <sup>5</sup>	AD7a	Reserved	ADC0_SE7a
00100 <sup>5</sup>	AD4b	Reserved	ADC0_SE4b
00101 <sup>5</sup>	AD5b	Reserved	ADC0_SE5b
00110 <sup>5</sup>	AD6b	Reserved	ADC0_SE6b
00111 <sup>5</sup>	AD7b	Reserved	ADC0_SE7b
01000	AD8	Reserved	ADC0_SE8 <sup>6</sup>
01001	AD9	Reserved	ADC0_SE9 <sup>7</sup>
01010	AD10	Reserved	ADC0_SE10
01011	AD11	Reserved	ADC0_SE11
01100	AD12	Reserved	ADC0_SE12
01101	AD13	Reserved	ADC0_SE13
01110	AD14	Reserved	ADC0_SE14
01111	AD15	Reserved	ADC0_SE15
10000	AD16	Reserved	ADC0_SE16
10001	AD17	Reserved	ADC0_SE17
10010	AD18	Reserved	ADC0_SE18
10011	AD19	Reserved	ADC0_DM0 <sup>8</sup>
10100	AD20	Reserved	ADC0_DM1 <sup>9</sup>
10101	AD21	Reserved	Reserved
10110	AD22	Reserved	Reserved
10111	AD23	Reserved	12-bit DAC0 Output
11000	AD24	Reserved	Reserved

Table continues on the next page...

ADC Channel (SC1n[ADCH])	Channel	Input signal (SC1n[DIFF]= 1)	Input signal (SC1n[DIFF]= 0)
11001	AD25	Reserved	Reserved
11010	AD26	Temperature Sensor (Diff)	Temperature Sensor (S.E)
11011	AD27	Bandgap (Diff) <sup>10</sup>	Bandgap (S.E) <sup>10</sup>
11100	AD28	Reserved	Reserved
11101	AD29	-VREFH (Diff)	VREFH (S.E)
11110	AD30	Reserved	VREFL
11111	AD31	Module Disabled	Module Disabled

1. Interleaved with ADC1\_DP3 and ADC1\_DM3
2. Interleaved with ADC1\_DP3
3. Interleaved with ADC1\_DP0 and ADC1\_DM0
4. Interleaved with ADC1\_DP0
5. ADCx\_CFG2[MUXSEL] bit selects between ADCx\_SEn channels a and b. Refer to MUXSEL description in ADC chapter for details.
6. Interleaved with ADC1\_SE8, ADC2\_SE8, and ADC3\_SE8
7. Interleaved with ADC1\_SE9, ADC2\_SE9, and ADC3\_SE9
8. Interleaved with ADC1\_DM3
9. Interleaved with ADC3\_DM3 and ADC2\_DM0
10. This is the PMC bandgap 1V reference voltage not the VREF module 1.2 V reference voltage. Prior to reading from this ADC channel, ensure that you enable the bandgap buffer by setting the PMC\_REGSC[BGBE] bit. Refer to the device data sheet for the bandgap voltage ( $V_{BG}$ ) specification.

### 3.7.1.4 ADC1 Connections/Channel Assignment

#### NOTE

As indicated in the following tables, each ADCx\_DPx input and certain ADCx\_DMx inputs may operate as single-ended ADC channels in single-ended mode.

#### 3.7.1.4.1 ADC1 Channel Assignment for 256-Pin Package

ADC Channel (SC1n[ADCH])	Channel	Input signal (SC1n[DIFF]= 1)	Input signal (SC1n[DIFF]= 0)
00000	DAD0	ADC1_DP0 and ADC1_DM0 <sup>1</sup>	ADC1_DP0 <sup>2</sup>
00001	DAD1	ADC1_DP1 and ADC1_DM1	ADC1_DP1
00010	DAD2	PGA1_DP and PGA1_DM	PGA1_DP
00011	DAD3	ADC1_DP3 and ADC1_DM3 <sup>3</sup>	ADC1_DP3 <sup>4</sup>
00100 <sup>5</sup>	AD4a	Reserved	ADC1_SE4a
00101 <sup>5</sup>	AD5a	Reserved	ADC1_SE5a
00110 <sup>5</sup>	AD6a	Reserved	ADC1_SE6a
00111 <sup>5</sup>	AD7a	Reserved	ADC1_SE7a
00100 <sup>5</sup>	AD4b	Reserved	ADC1_SE4b
00101 <sup>5</sup>	AD5b	Reserved	ADC1_SE5b
00110 <sup>5</sup>	AD6b	Reserved	ADC1_SE6b

Table continues on the next page...

ADC Channel (SC1n[ADCH])	Channel	Input signal (SC1n[DIFF]= 1)	Input signal (SC1n[DIFF]= 0)
00111 <sup>5</sup>	AD7b	Reserved	ADC1_SE7b
01000	AD8	Reserved	ADC1_SE8 <sup>6</sup>
01001	AD9	Reserved	ADC1_SE9 <sup>7</sup>
01010	AD10	Reserved	ADC1_SE10
01011	AD11	Reserved	ADC1_SE11
01100	AD12	Reserved	ADC1_SE12
01101	AD13	Reserved	ADC1_SE13
01110	AD14	Reserved	ADC1_SE14
01111	AD15	Reserved	ADC1_SE15
10000	AD16	Reserved	ADC1_SE16
10001	AD17	Reserved	ADC1_SE17
10010	AD18	Reserved	VREF Output
10011	AD19	Reserved	ADC1_DM0 <sup>8</sup>
10100	AD20	Reserved	ADC1_DM1 <sup>9</sup>
10101	AD21	Reserved	Reserved
10110	AD22	Reserved	Reserved
10111	AD23	Reserved	12-bit DAC1 Output
11000	AD24	Reserved	Reserved
11001	AD25	Reserved	Reserved
11010	AD26	Temperature Sensor (Diff)	Temperature Sensor (S.E)
11011	AD27	Bandgap (Diff) <sup>10</sup>	Bandgap (S.E) <sup>10</sup>
11100	AD28	Reserved	Reserved
11101	AD29	-VREFH (Diff)	VREFH (S.E)
11110	AD30	Reserved	VREFL
11111	AD31	Module Disabled	Module Disabled

- Interleaved with ADC0\_DP3 and ADC0\_DM3
- Interleaved with ADC0\_DP3
- Interleaved with ADC0\_DP0 and ADC0\_DM0
- Interleaved with ADC0\_DP0
- ADCx\_CFG2[MUXSEL] bit selects between ADCx\_SEn channels a and b. Refer to MUXSEL description in ADC chapter for details.
- Interleaved with ADC0\_SE8, ADC2\_SE8, and ADC3\_SE8
- Interleaved with ADC0\_SE9, ADC2\_SE9, and ADC3\_SE9
- Interleaved with ADC0\_DM3
- Interleaved with ADC2\_DM3 and ADC3\_DM0
- This is the PMC bandgap 1V reference voltage not the VREF module 1.2 V reference voltage. Prior to reading from this ADC channel, ensure that you enable the bandgap buffer by setting the PMC\_REGSC[BGBE] bit. Refer to the device data sheet for the bandgap voltage ( $V_{BG}$ ) specification.

### 3.7.1.5 ADC2 Connections/Channel Assignment

#### NOTE

As indicated by the above table, each ADCx\_DP<sub>x</sub> input and certain ADCx\_DM<sub>x</sub> inputs may operate as single-ended ADC channels in single-ended mode.

#### 3.7.1.5.1 ADC2 Channel Assignment for 256-Pin Package

ADC Channel (SC1n[ADCH])	Channel	Input signal (SC1n[DIFF]= 1)	Input signal (SC1n[DIFF]= 0)
00000	DAD0	ADC2_DP0 and ADC2_DM0 <sup>1</sup>	ADC2_DP0 <sup>2</sup>
00001	DAD1	Reserved	Reserved
00010	DAD2	PGA2_DP and PGA2_DM	PGA2_DP
00011	DAD3	ADC2_DP3 and ADC2_DM3 <sup>3</sup>	ADC2_DP3 <sup>4</sup>
00100 <sup>5</sup>	AD4a	Reserved	ADC2_SE4a
00101 <sup>5</sup>	AD5a	Reserved	ADC2_SE5a
00110 <sup>5</sup>	AD6a	Reserved	ADC2_SE6a
00111 <sup>5</sup>	AD7a	Reserved	ADC2_SE7a
00100 <sup>5</sup>	AD4b	Reserved	ADC2_SE4b
00101 <sup>5</sup>	AD5b	Reserved	ADC2_SE5b
00110 <sup>5</sup>	AD6b	Reserved	ADC2_SE6b
00111 <sup>5</sup>	AD7b	Reserved	ADC2_SE7b
01000	AD8	Reserved	ADC2_SE8 <sup>6</sup>
01001	AD9	Reserved	ADC2_SE9 <sup>7</sup>
01010	AD10	Reserved	ADC2_SE10
01011	AD11	Reserved	ADC2_SE11
01100	AD12	Reserved	ADC2_SE12
01101	AD13	Reserved	ADC2_SE13
01110	AD14	Reserved	ADC2_SE14
01111	AD15	Reserved	ADC2_SE15
10000	AD16	Reserved	ADC2_SE16
10001	AD17	Reserved	ADC2_SE17
10010	AD18	Reserved	VREF Output
10011	AD19	Reserved	ADC2_DM0 <sup>8</sup>
10100	AD20	Reserved	Reserved
10101	AD21	Reserved	Reserved
10110	AD22	Reserved	Reserved
10111	AD23	Reserved	12-bit DAC1 Output
11000	AD24	Sense bus(for test)	Sense bus(for test)
11001	AD25	Reserved	Reserved

Table continues on the next page...

ADC Channel (SC1n[ADCH])	Channel	Input signal (SC1n[DIFF]= 1)	Input signal (SC1n[DIFF]= 0)
11010	AD26	Temperature Sensor(Diff)	Temperature Sensor(S.E)
11011	AD27	Bandgap(Diff)	Bandgap(S.E)
11100	AD28	Reserved	Reserved
11101	AD29	-VREFH(Diff)	VREFH(S.E)
11110	AD30	Reserved	VREFL
11111	AD31	Module Disabled	Module Disabled

1. Interleaved with [ADC3\_DP3 and ADC0\_DP1] and [ADC3\_DM3 and ADC0\_DM1]
2. Interleaved with ADC3\_DP3 and ADC0\_DP1
3. Interleaved with [ADC3\_DP0 and ADC1\_DP1] and [ADC3\_DM0 and ADC1\_DM1]
4. Interleaved with ADC3\_DP0 and ADC1\_DP1
5. ADCx\_CFG2[MUXSEL] bit selects between ADCx\_SEn channels a and b. Refer to MUXSEL description in ADC chapter for details.
6. Interleaved with ADC0\_SE8, ADC1\_SE8, and ADC3\_SE8
7. Interleaved with ADC0\_SE9, ADC1\_SE9, and ADC3\_SE9
8. Interleaved with ADC3\_DM3 and ADC0\_DM1

### 3.7.1.6 ADC3 Connections/Channel Assignment

#### NOTE

As indicated by the above table, each ADCx\_DPx input and certain ADCx\_DMx inputs may operate as single-ended ADC channels in single-ended mode.

#### 3.7.1.6.1 ADC3 Channel Assignment for 256-Pin Package

ADC Channel (SC1n[ADCH])	Channel	Input signal (SC1n[DIFF]= 1)	Input signal (SC1n[DIFF]= 0)
00000	DAD0	ADC3_DP0 and ADC3_DM0 <sup>1</sup>	ADC3_DP0 <sup>2</sup>
00001	DAD1	Reserved	Reserved
00010	DAD2	PGA3_DP and PGA3_DM	PGA3_DP
00011	DAD3	ADC3_DP3 and ADC3_DM3 <sup>3</sup>	ADC3_DP3 <sup>4</sup>
00100 <sup>5</sup>	AD4a	Reserved	ADC3_SE4a
00101 <sup>5</sup>	AD5a	Reserved	ADC3_SE5a
00110 <sup>5</sup>	AD6a	Reserved	ADC3_SE6a
00111 <sup>5</sup>	AD7a	Reserved	ADC3_SE7a
00100 <sup>5</sup>	AD4b	Reserved	ADC3_SE4b
00101 <sup>5</sup>	AD5b	Reserved	ADC3_SE5b
00110 <sup>5</sup>	AD6b	Reserved	ADC3_SE6b
00111 <sup>5</sup>	AD7b	Reserved	ADC3_SE7b
01000	AD8	Reserved	ADC3_SE8 <sup>6</sup>
01001	AD9	Reserved	ADC3_SE9 <sup>7</sup>

Table continues on the next page...

ADC Channel (SC1n[ADCH])	Channel	Input signal (SC1n[DIFF]= 1)	Input signal (SC1n[DIFF]= 0)
01010	AD10	Reserved	ADC3_SE10
01011	AD11	Reserved	ADC3_SE11
01100	AD12	Reserved	ADC3_SE12
01101	AD13	Reserved	ADC3_SE13
01110	AD14	Reserved	ADC3_SE14
01111	AD15	Reserved	ADC3_SE15
10000	AD16	Reserved	ADC3_SE16
10001	AD17	Reserved	ADC3_SE17
10010	AD18	Reserved	VREF Output
10011	AD19	Reserved	ADC3_DM0 <sup>8</sup>
10100	AD20	Reserved	Reserved
10101	AD21	Reserved	Reserved
10110	AD22	Reserved	Reserved
10111	AD23	Reserved	12-bit DAC1 Output
11000	AD24	Sense bus(for test)	Sense bus(for test)
11001	AD25	Reserved	Reserved
11010	AD26	Temperature Sensor(Diff)	Temperature Sensor(S.E)
11011	AD27	Bandgap(Diff)	Bandgap(S.E)
11100	AD28	Reserved	Reserved
11101	AD29	-VREFH(Diff)	VREFH(S.E)
11110	AD30	Reserved	VREFL
11111	AD31	Module Disabled	Module Disabled

1. Interleaved with [ADC2\_DP3 and ADC1\_DP1] and [ADC2\_DM3 and ADC1\_DM1]
2. Interleaved with ADC2\_DP3 and ADC1\_DP1
3. Interleaved with [ADC2\_DP0 and ADC0\_DP1] and [ADC2\_DM0 and ADC0\_DM1]
4. Interleaved with ADC2\_DP0 and ADC0\_DP1
5. ADCx\_CFG2[MUXSEL] bit selects between ADCx\_SEn channels a and b. Refer to MUXSEL description in ADC chapter for details.
6. Interleaved with ADC0\_SE8, ADC1\_SE8, and ADC2\_SE8
7. Interleaved with ADC0\_SE9, ADC1\_SE9, and ADC2\_SE9
8. Interleaved with ADC2\_DM3 and ADC1\_DM1

### 3.7.1.7 ADC Channels MUX Selection

The following figure shows the assignment of ADCx\_SEn channels a and b through a MUX selection to ADC. To select between alternate set of channels, refer to ADCx\_CFG2[MUXSEL] bit settings for more details.




Figure 3-41. ADCx\_SEn channels a and b selection

### 3.7.1.8 ADC Hardware Interleaved Channels

The AD8 and AD9 channels on ADCx are interleaved in hardware using the following configuration.




Figure 3-42. ADC hardware interleaved channels integration

### 3.7.1.9 ADC and PGA Reference Options

The ADC supports the following references:

- VREFH/VREFL - connected as the primary reference option
- 1.2 V VREF\_OUT - connected as the  $V_{ALT}$  reference option

ADCx\_SC2[REFSEL] bit selects the voltage reference sources for ADC. Refer to REFSEL description in ADC chapter for more details.

The only reference option for the PGA is the 1.2 V VREF\_OUT source. The VREF\_OUT signal can either be driven by an external voltage source via the VREF\_OUT pin or from the output of the VREF module. Ensure that the VREF module is disabled when an external voltage source is used instead. For PGA maximum differential input signal swing range, refer to the device data sheet for 16-bit ADC with PGA characteristics.

### 3.7.1.10 ADC triggers

The ADC supports both software and hardware triggers. The primary hardware mechanism for triggering the ADC is the PDB. The PDB itself can be triggered by other peripherals. For example: RTC (Alarm, Seconds) signal is connected to the PDB. The PDB trigger can receive the RTC (alarm/seconds) trigger input forcing ADC conversions in run mode (where PDB is enabled). On the other hand, the ADC can conduct conversions in low power modes, not triggered by PDB. This allows the ADC to do conversions in low power mode and store the output in the result register. The ADC generates interrupt when the data is ready in the result register that wakes the system from low power mode. The PDB can also be bypassed by using the ADCxTRGSEL bits in the SOPT7 register.

For operation of triggers in different modes, refer to Power Management chapter.

### 3.7.1.11 Alternate clock

For this device, the alternate clock is connected to OSC0ERCLK.

#### NOTE

This clock option is only usable when OSC0ERCLK is in the MHz range. A system with OSC0ERCLK in the kHz range has the optional clock source below minimum ADC clock operating frequency.

### 3.7.1.12 ADC low-power modes

This table shows the ADC low-power modes and the corresponding chip low-power modes.

**Table 3-53. ADC low-power modes**

Module mode	Chip mode
Wait	Wait, VLPW
Normal Stop	Stop, VLPS
Low Power Stop	LLS, VLLS3, VLLS2, VLLS1

### 3.7.1.13 PGA Integration

- No additional external pins are required for the PGA as it is part of the ADC and is selected as a separate channel
- Each PGA connects to the differential ADC channels
- The PGA outputs differential pairs that are connected to ADC differential input
- When the PGA is used, differential input from the pins is connected to differential input channel 2 on ADCx




Figure 3-43. PGA Integration

## 3.7.2 CMP Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-44. CMP configuration

Table 3-54. Reference links to related information

Topic	Related module	Reference
Full description	Comparator (CMP)	<a href="#">Comparator</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

### 3.7.2.1 CMP input connections

The following table shows the fixed internal connections to the CMP.

Table 3-55. CMP input connections

CMP Inputs	CMP0	CMP1	CMP2	CMP3
IN0	CMP0_IN0	CMP1_IN0	CMP2_IN0	CMP3_IN0
IN1	CMP0_IN1	CMP1_IN1	CMP2_IN1	CMP3_IN1
IN2	CMP0_IN2	ADC0SE16/CMP1_IN2	ADC1SE16/CMP2_IN2	CMP3_IN2
IN3	CMP0_IN3	12b DAC0 Reference/ CMP1_IN3	12b DAC1 Reference/ CMP2_IN3	12b DAC0Reference/ CMP2_IN3
IN4	12b DAC1 Reference	—	CMP2_IN4	CMP3_IN4
IN5	VREF Output/ CMP0_IN5	VREF Output/ CMP1_IN5	CMP2_IN5	CMP3_IN5

Table continues on the next page...

**Table 3-55. CMP input connections (continued)**

CMP Inputs	CMP0	CMP1	CMP2	CMP3
IN6	Bandgap	Bandgap	Bandgap	Bandgap
IN7	6b DAC0 Reference	6b DAC1 Reference	6b DAC2 Reference	6b DAC3 Reference

### 3.7.2.2 CMP external references

The 6-bit DAC sub-block supports selection of two references. For this device, the references are connected as follows:


- VREF\_OUT -  $V_{in1}$  input
- VDD -  $V_{in2}$  input

### 3.7.2.3 External window/sample input

Individual PDB pulse-out signals control each CMP Sample/Window timing.

### 3.7.3 12-bit DAC Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-45. 12-bit DAC configuration**

**Table 3-56. Reference links to related information**

Topic	Related module	Reference
Full description	12-bit DAC	<a href="#">12-bit DAC</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>

Table continues on the next page...

**Table 3-56. Reference links to related information (continued)**

Topic	Related module	Reference
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

### 3.7.3.1 12-bit DAC Overview

This device contains two 12-bit digital-to-analog converters (DAC) with programmable reference generator output. The DAC includes a FIFO for DMA support.

### 3.7.3.2 12-bit DAC Output

The output of the DAC can be placed on an external pin or set as one of the inputs to the analog comparator or ADC.


### 3.7.3.3 12-bit DAC Reference

For this device VREF\_OUT and VDDA are selectable as the DAC reference. VREF\_OUT is connected to the DACREF\_1 input and VDDA is connected to the DACREF\_2 input. Use DACx\_C0[DACRFS] control bit to select between these two options.

Be aware that if the DAC and ADC use the VREF\_OUT reference simultaneously, some degradation of ADC accuracy is to be expected due to DAC switching.

## 3.7.4 VREF Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-46. VREF configuration**

**Table 3-57. Reference links to related information**

Topic	Related module	Reference
Full description	VREF	<a href="#">VREF</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

### 3.7.4.1 VREF Overview

This device includes a voltage reference (VREF) to supply an accurate 1.2 V voltage output.

The voltage reference can provide a reference voltage to external peripherals or a reference to analog peripherals, such as the ADC, DAC, or CMP.

**NOTE**

PMC\_REGSC[BGEN] bit must be set for VREF operation in VLPx modes.

**NOTE**

For either an internal or external reference if the VREF\_OUT functionality is being used, VREF\_OUT signal must be connected to an output load capacitor. Refer the device data sheet for more details.

## 3.8 Timers

### 3.8.1 PDB Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-47. PDB configuration

Table 3-58. Reference links to related information

Topic	Related module	Reference
Full description	PDB	<a href="#">PDB</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

#### 3.8.1.1 PDB Instantiation

##### 3.8.1.1.1 PDB Output Triggers

Table 3-59. PDB output triggers

Number of PDB channels for ADC trigger	4
Number of pre-triggers per PDB channel	2
Number of DAC triggers	2
Number of PulseOut	4

### 3.8.1.1.2 PDB Input Trigger Connections

Table 3-60. PDB Input Trigger Options

PDB Trigger	PDB Input
0000	External Trigger
0001	CMP 0
0010	CMP 1
0011	CMP 2
0100	PIT Ch 0 Output
0101	PIT Ch 1 Output
0110	PIT Ch 2 Output
0111	PIT Ch 3 Output
1000	FTM0 Init and Ext Trigger Outputs
1001	FTM1 Init and Ext Trigger Outputs
1010	FTM2 Init and Ext Trigger Outputs
1011	FTM3 Init and Ext Trigger Outputs
1100	RTC Alarm
1101	RTC Seconds
1110	LPTMR Output
1111	Software Trigger

### 3.8.1.2 PDB Module Interconnections

PDB trigger outputs	Connection
Channel 0 triggers	ADC0 trigger
Channel 1 triggers	ADC1 trigger and synchronous input 1 of FTM0
Channel 2 triggers	ADC2 trigger
Channel 3 triggers	ADC3 trigger and synchronous input 1 of FTM3
DAC triggers	DAC0 and DAC1 trigger
Pulse-out	Pulse-out connected to each CMP module's sample/window input to control sample operation


### 3.8.1.3 Back-to-back acknowledgement connections

In this MCU, the following PDB back-to-back operation acknowledgment connections are implemented based on SIM\_MCR[PDBLOOP] bit setting.


When SIM\_MCR[PDBLOOP]=0:

- PDB channel 0 pre-trigger 0 acknowledgement input: ADC1SC1B\_COCO

- PDB channel 0 pre-trigger 1 acknowledgement input: ADC0SC1A\_COCO
- PDB channel 1 pre-trigger 0 acknowledgement input: ADC0SC1B\_COCO
- PDB channel 1 pre-trigger 1 acknowledgement input: ADC1SC1A\_COCO
- PDB channel 2 pre-trigger 0 acknowledgement input: ADC3SC1B\_COCO
- PDB channel 2 pre-trigger 1 acknowledgement input: ADC2SC1A\_COCO
- PDB channel 3 pre-trigger 0 acknowledgement input: ADC2SC1B\_COCO
- PDB channel 3 pre-trigger 1 acknowledgement input: ADC3SC1A\_COCO




**Figure 3-48. PDB back-to-back chain 1**



**Figure 3-49. PDB back-to-back chain 2**

When SIM\_MCR[PDBLOOP]=1:

- PDB channel 0 pre-trigger 0 acknowledgement input: ADC3SC1B\_COCO
- PDB channel 0 pre-trigger 1 acknowledgement input: ADC0SC1A\_COCO
- PDB channel 1 pre-trigger 0 acknowledgement input: ADC0SC1B\_COCO
- PDB channel 1 pre-trigger 1 acknowledgement input: ADC1SC1A\_COCO
- PDB channel 2 pre-trigger 0 acknowledgement input: ADC1SC1B\_COCO
- PDB channel 2 pre-trigger 1 acknowledgement input: ADC2SC1A\_COCO
- PDB channel 3 pre-trigger 0 acknowledgement input: ADC2SC1B\_COCO
- PDB channel 3 pre-trigger 1 acknowledgement input: ADC3SC1A\_COCO



**Figure 3-50. PDB back-to-back chain**

The application code can set the `PDBx_CHnC1[BB]` bits to configure the PDB pre-triggers as a single chain or several chains.

### 3.8.1.4 PDB Interval Trigger Connections to DAC

In this MCU, PDB interval trigger connections to DAC are implemented as follows.

- PDB interval trigger 0 connects to DAC0 hardware trigger input.
- PDB interval trigger 1 connects to DAC1 hardware trigger input.

### 3.8.1.5 DAC External Trigger Input Connections

In this MCU, two DAC external trigger inputs are implemented.

- DAC external trigger input 0: `ADC0SC1A_COCO`
- DAC external trigger input 1: `ADC1SC1A_COCO`

#### NOTE

Application code can set the `PDBx_DACINTCn[EXT]` bit to allow DAC external trigger input when the corresponding ADC Conversion complete flag, `ADCx_SC1n[COCO]`, is set.

### 3.8.1.6 Pulse-Out Connection

Individual PDB Pulse-Out signals are connected to each CMP block and used for sample window.

### 3.8.1.7 Pulse-Out Enable Register Implementation


The following table shows the comparison of pulse-out enable register at the module and chip level.

**Table 3-61. PDB pulse-out enable register**

Register	Module implementation	Chip implementation
POnEN	7:0 - POEN 31:8 - Reserved	0 - POEN[0] for CMP0 1 - POEN[1] for CMP1 2 - POEN[2] for CMP2 3 - POEN[3] for CMP3 31:4 - Reserved

## 3.8.2 FlexTimer Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-51. FlexTimer configuration**

**Table 3-62. Reference links to related information**

Topic	Related module	Reference
Full description	FlexTimer	<a href="#">FlexTimer</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>

*Table continues on the next page...*

**Table 3-62. Reference links to related information (continued)**

Topic	Related module	Reference
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

### 3.8.2.1 Instantiation Information

This device contains four FlexTimer modules.

The following table shows how these modules are configured.

**Table 3-63. FTM Instantiations**

FTM instance	Number of channels	Features/usage
FTM0	8	3-phase motor + 2 general purpose or stepper motor
FTM1	2	Quadrature decoder or general purpose
FTM2	2	Quadrature decoder or general purpose
FTM3	8	3-phase motor + 2 general purpose or stepper motor

Compared with the FTM0 and FTM3 configuration, the FTM1 and FTM2 configuration adds the Quadrature decoder feature and reduces the number of channels.

### 3.8.2.2 External Clock Options

By default each FTM is clocked by the internal bus clock (the FTM refers to it as system clock). Each module contains a register setting that allows the module to be clocked from an external clock instead. There are two external FTM\_CLKINx pins that can be selected by any FTM module via the SOPT4 register in the SIM module.

### 3.8.2.3 Fixed frequency clock

The fixed frequency clock for each FTM is MCGFFCLK.

### 3.8.2.4 FTM Interrupts

The FlexTimer has multiple sources of interrupt. However, these sources are OR'd together to generate a single interrupt request per FTM module to the interrupt controller. When an FTM interrupt occurs, read the FTM status registers (FMS, SC, and STATUS) to determine the exact interrupt source.

### 3.8.2.5 FTM Fault Detection Inputs

The following fault detection input options for the FTM modules are selected via the SOPT4 register in the SIM module. The external pin option is selected by default.

- FTM0 FAULT0 = FTM0\_FLT0 pin or CMP0 output
- FTM0 FAULT1 = FTM0\_FLT1 pin or CMP1 output
- FTM0 FAULT2 = FTM0\_FLT2 pin or CMP2 output
- FTM0 FAULT3 = FTM0\_FLT3 pin
  
- FTM1 FAULT0 = FTM1\_FLT0 pin or CMP0 output
- FTM1 FAULT1 = CMP1 output
- FTM1 FAULT2 = CMP2 output
  
- FTM2 FAULT0 = FTM2\_FLT0 pin or CMP0 output
- FTM2 FAULT1 = CMP1 output
- FTM2 FAULT2 = CMP2 output
  
- FTM3 FAULT0 = FTM3\_FLT0 pin or CMP0 output
- FTM3 FAULT1 = CMP2 output
- FTM3 FAULT2 = CMP3 output

### 3.8.2.6 FTM Hardware Triggers

The FTM synchronization hardware triggers are connected in the chip as follows:

- FTM0 hardware trigger 0 = CMP0 Output or FTM1 Match
- FTM0 hardware trigger 1 = PDB channel 1 Trigger Output or FTM2 Match
- FTM0 hardware trigger 2 = FTM0\_FLT0 pin
  
- FTM1 hardware trigger 0 = CMP0 Output
- FTM1 hardware trigger 1 = CMP1 Output
- FTM1 hardware trigger 2 = FTM1\_FLT0 pin
  
- FTM2 hardware trigger 0 = CMP0 Output

- FTM2 hardware trigger 1 = CMP2 Output
- FTM2 hardware trigger 2 = FTM2\_FLT0 pin
  
- FTM3 hardware trigger 0 = CMP3 Output or FTM1 Match
- FTM3 hardware trigger 1 = PDB channel 3 Trigger Output or FTM2 Match
- FTM3 hardware trigger 2 = FTM3\_FLT0 pin

For the triggers with more than one option, the SOPT4 register in the SIM module controls the selection.

### 3.8.2.7 Input capture options for FTM module instances

The following channel 0 input capture source options are selected via the SOPT4 register in the SIM module. The external pin option is selected by default.

- FTM1 channel 0 input capture = FTM1\_CH0 pin or CMP0 output or CMP1 output or USB start of frame pulse
- FTM2 channel 0 input capture = FTM2\_CH0 pin or CMP0 output or CMP1 output

### 3.8.2.8 FTM output triggers for other modules

FTM output triggers can be selected as input triggers for the PDB and ADC modules. See [PDB Instantiation](#) and [ADC triggers](#).

### 3.8.2.9 FTM Global Time Base

This chip provides the optional FTM global time base feature (see [Global Time Base \(GTB\)](#)).

FTM0 provides the only source for the FTM global time base. The other FTM modules can share the time base as shown in the following figure:




Figure 3-52. FTM Global Time Base Configuration

### 3.8.2.10 FTM BDM and debug halt mode

In the FTM chapter, references to the chip being in "BDM" are the same as the chip being in "debug halt mode".

## 3.8.3 PIT Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-53. PIT configuration

Table 3-64. Reference links to related information

Topic	Related module	Reference
Full description	PIT	<a href="#">PIT</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>

### 3.8.3.1 PIT/DMA Periodic Trigger Assignments

The PIT generates periodic trigger events to the DMA Mux as shown in the table below.

Table 3-65. PIT channel assignments for periodic DMA triggering

DMA Channel Number	PIT Channel
DMA Channel 0	PIT Channel 0
DMA Channel 1	PIT Channel 1
DMA Channel 2	PIT Channel 2
DMA Channel 3	PIT Channel 3

### 3.8.3.2 PIT/ADC Triggers

PIT triggers are selected as ADCx trigger sources using the SOPT7[ADCxTRGSEL] bits in the SIM module. For more details, refer to SIM chapter.

## 3.8.4 Low-power timer configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-54. LPT configuration

Table 3-66. Reference links to related information

Topic	Related module	Reference
Full description	Low-power timer	<a href="#">Low-power timer</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

### 3.8.4.1 LPTMR prescaler/glitch filter clocking options

The prescaler and glitch filter of the LPTMR module can be clocked from one of four sources determined by the LPTMR0\_PSR[PCS] bitfield. The following table shows the chip-specific clock assignments for this bitfield.

#### NOTE

The chosen clock must remain enabled if the LPTMR is to continue operating in all required low-power modes.

LPTMR0_PSR[PCS]	Prescaler/glitch filter clock number	Chip clock
00	0	MCGIRCLK — internal reference clock (not available in VLPS/LLS/VLLS modes)
01	1	LPO — 1 kHz clock
10	2	ERCLK32K — secondary external reference clock
11	3	OSC0ERCLK — external reference clock

See [Clock Distribution](#) for more details on these clocks.

### 3.8.4.2 LPTMR pulse counter input options

The LPTMR\_CSR[TPS] bitfield configures the input source used in pulse counter mode. The following table shows the chip-specific input assignments for this bitfield.

LPTMR_CSR[TPS]	Pulse counter input number	Chip input
00	0	CMP0 output
01	1	LPTMR_ALT1 pin
10	2	LPTMR_ALT2 pin
11	3	LPTMR_ALT3 pin

### 3.8.5 CMT Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-55. CMT configuration

Table 3-67. Reference links to related information

Topic	Related module	Reference
Full description	Carrier modulator transmitter (CMT)	<a href="#">CMT</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal multiplexing</a>

#### 3.8.5.1 Instantiation Information

This device contains one CMT module.

### 3.8.5.2 IRO Drive Strength

The IRO pad requires higher current drive than can be obtained from a single pad. For this device, the pin associated with the CMT\_IRO signal is doubled bonded to two pads.

The SOPT2[CMTUARTPAD] field in SIM module can be used to configure the pin associated with the CMT\_IRO signal as a higher current output port pin.

### 3.8.6 RTC configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-56. RTC configuration

Table 3-68. Reference links to related information

Topic	Related module	Reference
Full description	RTC	<a href="#">RTC</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>

#### 3.8.6.1 RTC\_CLKOUT signal

When the RTC is enabled and the port control module selects the RTC\_CLKOUT function, the RTC\_CLKOUT signal outputs a 1 Hz or 32 kHz output derived from RTC oscillator as shown below.




Figure 3-57. RTC\_CLKOUT generation

### 3.9 Communication interfaces

#### 3.9.1 Ethernet Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-58. Ethernet configuration

Table 3-69. Reference links to related information

Topic	Related module	Reference
Full description	Ethernet	<a href="#">Ethernet</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Transfers	Crossbar switch	<a href="#">Crossbar switch</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

### 3.9.1.1 Ethernet Clocking Options

The Ethernet module uses the following clocks:

- The device's system clock is connected to the module clock, as named in the [Ethernet chapter](#). The minimum system clock frequency for 100 Mbps operation is 25 MHz.
- An externally-supplied 25 MHz MII clock or 50 MHz RMII clock. This clock is used as the timing reference for the external MII or RMII interface.
- A time-stamping clock for the IEEE 1588 timers.

For more details on the Ethernet module clocking options, see [Ethernet Clocking](#).

### 3.9.1.2 RMII Clocking

On this device, RMII\_REF\_CLK is internally tied to EXTAL. See [Clock Distribution](#) for clocking requirements.

### 3.9.1.3 IEEE 1588 Timers

The ethernet module includes a four channel timer module for IEEE 1588 timestamping. The timer supports input capture (rising, falling, or both edges), output compare (toggle or pulse with programmable polarity). The timer matches on greater than or equal (the 1588 can skip numbers, so the counter might not ever exactly match the compare value).

The counter is able to operate asynchronously to the ethernet bus by using one of four clock sources. See [Ethernet Clocking](#) for more details.

### 3.9.1.4 Ethernet Operation in Low Power Modes

The Ethernet module is not fully operational in any low power modes. However, the module does support magic packet detection that can generate a wakeup in stop mode if enabled.

During low power operation:

- The MAC transmit logic is disabled
- The core FIFO receive/transmit functions are disabled
- The MAC receive logic is kept in normal mode, but it ignores all traffic from the line except magic packets.

The receive logic needed for magic packet detection is clocked using the externally-supplied MII or RMII clock. This allows for the wakeup functionality in stop mode. No Ethernet operation, including magic packet wakeup, is supported in VLPx modes.

### 3.9.1.4.1 IEEE 1588 Timer Operation in Low Power Modes

The 1588 counter and 1588 timer channels can continue operating in low power modes provided their clock is enabled in that mode.

The 1588 timer channels can also generate an interrupt to exit the low power mode if the clock is enabled in that mode.

### 3.9.1.5 Ethernet Doze Mode

The doze mode for the Ethernet module is the same as the wait and VLPW modes for the chip.

### 3.9.1.6 Ethernet Interrupts

The Ethernet has multiple sources of interrupt requests. However, some of these sources are OR'd together to generate an interrupt request. See below for a summary:

Interrupt request	Interrupt source
IEEE 1588 timer interrupt	<ul style="list-style-type: none"> <li>• Periodic timer overflow</li> <li>• Time stamp available</li> <li>• 1588 timer interrupt</li> </ul>
Transmit interrupt	<ul style="list-style-type: none"> <li>• Transmit frame interrupt</li> <li>• Transmit buffer interrupt</li> </ul>
Receive interrupt	<ul style="list-style-type: none"> <li>• Receive frame interrupt</li> <li>• Receive buffer interrupt</li> </ul>
Error and miscellaneous interrupt	<ul style="list-style-type: none"> <li>• Wake-up</li> <li>• Payload receive error</li> <li>• Babbling receive error</li> <li>• Babbling transmit error</li> <li>• Graceful stop complete</li> <li>• MII interrupt – Data transfer done</li> <li>• Ethernet bus error</li> <li>• Late collision</li> <li>• Collision retry limit</li> </ul>


### 3.9.1.7 Ethernet event signal

The event signal output is not supported on this device. Therefore, ATCR[PINPER] has no effect.

## 3.9.2 Universal Serial Bus (USB) FS Subsystem

The USB FS subsystem includes these components:

- Dual-role USB OTG-capable (On-The-Go) controller that supports a full-speed (FS) device or FS/LS host. The module complies with the USB 2.0 specification.
- USB transceiver that includes internal 15 k $\Omega$  pulldowns on the D+ and D- lines for host mode functionality.
- A 3.3 V regulator.
- USB device charger detection module.
- VBUS detect signal: To detect a valid VBUS in device mode, use a GPIO signal that can wake the chip in all power modes.



**Figure 3-59. USB Subsystem Overview**

### 3.9.2.1 USB Wakeup

When the USB detects that there is no activity on the USB bus for more than 3 ms, the INT\_STAT[SLEEP] bit is set. This bit can cause an interrupt and software decides the appropriate action.

Waking from a low power mode (except in LLS/VLLS mode where USB is not powered) occurs through an asynchronous interrupt triggered by activity on the USB bus. Setting the USBTRC0[USBRESMEN] bit enables this function.

### 3.9.2.2 USB Power Distribution

This chip includes an internal 5 V to 3.3 V USB regulator that powers the USB transceiver or the MCU (depending on the application).

### 3.9.2.2.1 AA/AAA cells power supply

The chip can be powered by two AA/AAA cells. In this case, the MCU is powered through VDD which is within the 1.8 to 3.0 V range. After USB cable insertion is detected, the USB regulator is enabled to power the USB transceiver.




Figure 3-60. USB regulator AA cell usecase

### 3.9.2.2.2 Li-Ion battery power supply

The chip can also be powered by a single Li-ion battery. In this case, VOUT33 is connected to VDD. The USB regulator must be enabled by default to power the MCU. When connected to a USB host, the input source of this regulator is switched to the USB bus supply from the Li-ion battery. To charge the battery, the MCU can configure the battery charger according to the charger detection information.




Figure 3-61. USB regulator Li-ion usecase

### 3.9.2.2.3 USB bus power supply

The chip can also be powered by the USB bus directly. In this case, VOUT33 is connected to VDD. The USB regulator must be enabled by default to power the MCU, then to power USB transceiver or external sensor.





Figure 3-62. USB regulator bus supply

### 3.9.2.3 USB power management

The regulator should be put into STANDBY mode whenever the chip is in Stop mode.

### 3.9.2.4 USB controller configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-63. USB controller configuration**

**Table 3-70. Reference links to related information**

Topic	Related module	Reference
Full description	USB controller	<a href="#">USB controller</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Transfers	Crossbar switch	<a href="#">Crossbar switch</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

**NOTE**

When USB is not used in the application, it is recommended that the USB regulator VREGIN and VOUT33 pins remain floating.

### 3.9.2.5 USB DCD Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-64. USB DCD configuration

Table 3-71. Reference links to related information

Topic	Related module	Reference
Full description	USB DCD	<a href="#">USB DCD</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
	USB controller	<a href="#">USB controller</a>

### 3.9.2.6 USB Voltage Regulator Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-65. USB Voltage Regulator configuration

Table 3-72. Reference links to related information


Topic	Related module	Reference
Full description	USB Voltage Regulator	<a href="#">USB Voltage Regulator</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
	USB controller	<a href="#">USB controller</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

**NOTE**

When USB is not used in the application, it is recommended that the USB regulator VREGIN and VOUT33 pins remain floating.

**3.9.3 USB HS controller configuration**

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-66. USB HS controller configuration**

**Table 3-73. Reference links to related information**

Topic	Related module	Reference
Full description	USB HS controller	<a href="#">USB HS controller</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Transfers	Crossbar switch	<a href="#">Crossbar switch</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

**3.9.3.1 ULPI interface**

To operate the USB HS OTG controller, connect the USB HS controller to an external ULPI PHY/transceiver via the ULPI interface.

The following figure illustrates the connection of the ULPI transceiver. The ULPI transceiver is an implementation of the HS/FS/LS physical layer which encapsulates the 60+ pin UTMI+ interface using a 12-pin digital interface.

The board-level implementation of a ULPI-based product is dependent on the PHY vendor. The ULPI PHY manages USB clocking, DP/DM bias resistors, and the OTG VBUS charge pump. For OTG applications requiring full host power (100 – 500 mA

downstream current), an additional USB power-switch chip may be used. This OTG configuration may be used as a USB device, host, or dual-role device under firmware control.




Figure 3-67. USB HS OTG module and ULPI PHY

### 3.9.4 CAN Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-68. CAN configuration

Table 3-74. Reference links to related information

Topic	Related module	Reference
Full description	CAN	<a href="#">CAN</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

### 3.9.4.1 Number of FlexCAN modules

This device contains 2 identical FlexCAN modules.

### 3.9.4.2 Reset value of MDIS bit

The CAN\_MCR[MDIS] bit is set after reset. Therefore, FlexCAN module is disabled following a reset.

### 3.9.4.3 Number of message buffers

Each FlexCAN module contains 16 message buffers. Each message buffer is 16 bytes.

### 3.9.4.4 FlexCAN Clocking

### 3.9.4.4.1 Clocking Options

The FlexCAN module has a register bit CANCTRL[CLK\_SRC] that selects between clocking the FlexCAN from the internal bus clock or the input clock (EXTAL).

### 3.9.4.4.2 Clock Gating

The clock to each CAN module can be gated on and off using the SCGCn[CANx] bits. These bits are cleared after any reset, which disables the clock to the corresponding module. The appropriate clock enable bit should be set by software at the beginning of the FlexCAN initialization routine to enable the module clock before attempting to initialize any of the FlexCAN registers.

### 3.9.4.5 FlexCAN Interrupts

The FlexCAN has multiple sources of interrupt requests. However, some of these sources are OR'd together to generate a single interrupt request. See below for the mapping of the individual interrupt sources to the interrupt request:

Request	Sources
Message buffer	Message buffers 0-15
Bus off	Bus off
Error	<ul style="list-style-type: none"> <li>• Bit1 error</li> <li>• Bit0 error</li> <li>• Acknowledge error</li> <li>• Cyclic redundancy check (CRC) error</li> <li>• Form error</li> <li>• Stuffing error</li> <li>• Transmit error warning</li> <li>• Receive error warning</li> </ul>
Transmit Warning	Transmit Warning
Receive Warning	Receive Warning
Wake-up	Wake-up

### 3.9.4.6 FlexCAN Operation in Low Power Modes

The FlexCAN module is operational in VLPR and VLPW modes. With the 2 MHz bus clock, the fastest supported FlexCAN transfer rate is 256 kbps. The bit timing parameters in the module must be adjusted for the new frequency, but full functionality is possible.

The FlexCAN module can be configured to generate a wakeup interrupt in STOP and VLPS modes. When the FlexCAN is configured to generate a wakeup, a recessive to dominant transition on the CAN bus generates an interrupt.

### 3.9.4.7 FlexCAN Doze Mode

The Doze mode for the FlexCAN module is the same as the Wait and VLPW modes for the chip.

## 3.9.5 SPI configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-69. SPI configuration

Table 3-75. Reference links to related information

Topic	Related module	Reference
Full description	SPI	<a href="#">SPI</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

### 3.9.5.1 SPI Modules Configuration

This device contains three SPI modules.

### 3.9.5.2 SPI clocking

The SPI module is clocked by the internal bus clock (the DSPI refers to it as system clock). The module has an internal divider, with a minimum divide is two. So, the SPI can run at a maximum frequency of bus clock/2.

### 3.9.5.3 Number of CTARs

SPI CTAR registers define different transfer attribute configurations. The SPI module supports up to eight CTAR registers. This device supports two CTARs on all instances of the SPI.

In master mode, the CTAR registers define combinations of transfer attributes, such as frame size, clock phase, clock polarity, data bit ordering, baud rate, and various delays. In slave mode only CTAR0 is used, and a subset of its bitfields sets the slave transfer attributes.

### 3.9.5.4 TX FIFO size

**Table 3-76. SPI transmit FIFO size**

SPI Module	Transmit FIFO size
SPI0	4
SPI1	4
SPI2	4

### 3.9.5.5 RX FIFO Size

SPI supports up to 16-bit frame size during reception.

**Table 3-77. SPI receive FIFO size**

SPI Module	Receive FIFO size
SPI0	4
SPI1	4
SPI2	4

### 3.9.5.6 Number of PCS signals

The following table shows the number of peripheral chip select signals available per SPI module.

**Table 3-78. SPI PCS signals**

SPI Module	PCS Signals
SPI0	SPI_PCS[5:0]
SPI1	SPI_PCS[3:0]
SPI2	SPI_PCS[1:0]

### 3.9.5.7 SPI Operation in Low Power Modes

In VLPR and VLPW modes the SPI is functional; however, the reduced system frequency also reduces the max frequency of operation for the SPI. In VLPR and VLPW modes the max SPI\_CLK frequency is 2MHz.

In stop and VLPS modes, the clocks to the SPI module are disabled. The module is not functional, but it is powered so that it retains state.

There is one way to wake from stop mode via the SPI, which is explained in the following section.

#### 3.9.5.7.1 Using GPIO Interrupt to Wake from stop mode

Here are the steps to use a GPIO to create a wakeup upon reception of SPI data in slave mode:

1. Point the GPIO interrupt vector to the desired interrupt handler.
2. Enable the GPIO input to generate an interrupt on either the rising or falling edge (depending on the polarity of the chip select signal).
3. Enter Stop or VLPS mode and Wait for the GPIO interrupt.

#### NOTE

It is likely that in using this approach the first word of data from the SPI host might not be received correctly. This is dependent on the transfer rate used for the SPI, the delay between chip select assertion and presentation of data, and the system interrupt latency.

### 3.9.5.8 SPI Doze Mode

The Doze mode for the SPI module is the same as the Wait and VLPW modes for the chip.

### 3.9.5.9 SPI Interrupts

The SPI has multiple sources of interrupt requests. However, these sources are OR'd together to generate a single interrupt request per SPI module to the interrupt controller. When an SPI interrupt occurs, read the SPI\_SR to determine the exact interrupt source.

### 3.9.5.10 SPI clocks


This table shows the SPI module clocks and the corresponding chip clocks.

**Table 3-79. SPI clock connections**

Module clock	Chip clock
System Clock	Bus Clock

## 3.9.6 I2C Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-70. I2C configuration**

**Table 3-80. Reference links to related information**

Topic	Related module	Reference
Full description	I <sup>2</sup> C	<a href="#">I<sup>2</sup>C</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

### 3.9.6.1 Number of I2C modules

This device has two I<sup>2</sup>C modules.

### 3.9.7 UART Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-71. UART configuration

Table 3-81. Reference links to related information

Topic	Related module	Reference
Full description	UART	<a href="#">UART</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

#### 3.9.7.1 UART configuration information

This device contains six UART modules. This section describes how each module is configured on this device.

- Standard features of all UARTs:
  - RS-485 support
  - Hardware flow control (RTS/CTS)
  - 9-bit UART to support address mark with parity
  - MSB/LSB configuration on data

2. UART0 and UART1 are clocked from the core clock, the remaining UARTs are clocked on the bus clock. The maximum baud rate is 1/16 of related source clock frequency.
3. IrDA is available on all UARTs
4. UART0 contains the standard features plus ISO7816
5. UART1 contains the standard features plus ISO7816
6. AMR support on all UARTs. The pin control and interrupts (PORT) module supports open-drain for all I/O.
7. UART0 and UART1 contains 8-entry transmit and 8-entry receive FIFOs
8. All other UARTs contain a 1-entry transmit and receive FIFOs
9. CEA709.1-B (LON) is available in UART0

### 3.9.7.2 UART wakeup

The UART can be configured to generate an interrupt/wakeup on the first active edge that it receives.

### 3.9.7.3 UART interrupts

The UART has multiple sources of interrupt requests. However, some of these sources are OR'd together to generate a single interrupt request. See below for the mapping of the individual interrupt sources to the interrupt request:

The status interrupt combines the following interrupt sources:

Source	UART 0	UART 1	UART 2	UART 3	UART 4	UART 5
Transmit data empty	x	x	x	x	x	x
Transmit complete	x	x	x	x	x	x
Idle line	x	x	x	x	x	x
Receive data full	x	x	x	x	x	x
LIN break detect	x	x	x	x	x	x
RxD pin active edge	x	x	x	x	x	x
Initial character detect	x	x	—	—	—	—

The error interrupt combines the following interrupt sources:

## Communication interfaces

Source	UART 0	UART 1	UART 2	UART 3	UART 4	UART 5
Receiver overrun	x	x	x	x	x	x
Noise flag	x	x	x	x	x	x
Framing error	x	x	x	x	x	x
Parity error	x	x	x	x	x	x
Transmitter buffer overflow	x	x	x	x	x	x
Receiver buffer underflow	x	x	x	x	x	x
Transmit threshold (ISO7816)	x	x	—	—	—	—
Receiver threshold (ISO7816)	x	x	—	—	—	—
Wait timer (ISO7816)	x	x	—	—	—	—
Character wait timer (ISO7816)	x	x	—	—	—	—
Block wait timer (ISO7816)	x	x	—	—	—	—
Guard time violation (ISO7816)	x	x	—	—	—	—
Wbase expire after beta1 time slots (LON)	x		—	—	—	—
Package received (LON)	x		—	—	—	—
Package transmitted (LON)	x		—	—	—	—
Package cycle time expired (LON)	x		—	—	—	—
Preamble start (LON)	x		—	—	—	—
Transmission fail (LON)	x		—	—	—	—

### 3.9.8 SDHC Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-72. SDHC configuration

Table 3-82. Reference links to related information

Topic	Related module	Reference
Full description	SDHC	<a href="#">SDHC</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Transfers	Crossbar switch	<a href="#">Crossbar switch</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

### 3.9.8.1 SDHC clocking

In addition to the system clock, the SDHC needs a clock for the base for the external card clock. There are four possible clock sources for this clock, selected by the SIM's SOPT2 register:

- Core/system clock
- MCGPLLCLK or MCGFLLCLK
- EXTAL
- Bypass clock from off-chip (SDHC0\_CLKIN)

### 3.9.8.2 SD bus pullup/pulldown constraints

The SD standard requires the SD bus signals (except the SD clock) to be pulled up during data transfers. The SDHC also provides a feature of detecting card insertion/removal, by detecting voltage level changes on DAT[3] of the SD bus. To support this DAT[3] must be pulled down. To avoid a situation where the SDHC detects voltage changes due to normal data transfers on the SD bus as card insertion/removal, the interrupt relating to this event must be disabled after the card has been inserted and detected. It can be re-enabled after the card is removed.

### 3.9.9 I<sup>2</sup>S configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-73. I<sup>2</sup>S configuration

Table 3-83. Reference links to related information

Topic	Related module	Reference
Full description	I <sup>2</sup> S	<a href="#">I2S</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	Port control	<a href="#">Signal Multiplexing</a>

#### 3.9.9.1 Instantiation information

This device contains two I<sup>2</sup>S modules.

As configured on the device, module features include:

- TX data lines per module: 2
- RX data lines per module: 2
- FIFO size (words): 8
- Maximum words per frame: 32
- Maximum bit clock divider: 512

#### 3.9.9.2 I<sup>2</sup>S/SAI clocking

### 3.9.9.2.1 Audio Master Clock

The audio master clock (MCLK) is used to generate the bit clock when the receiver or transmitter is configured for an internally generated bit clock. The audio master clock can also be output to or input from a pin. The transmitter and receiver have the same audio master clock inputs.

### 3.9.9.2.2 Bit Clock

The I<sup>2</sup>S/SAI transmitter and receiver support asynchronous bit clocks (BCLKs) that can be generated internally from the audio master clock or supplied externally. The module also supports the option for synchronous operation between the receiver and transmitter or between two separate I<sup>2</sup>S/SAI peripherals.

### 3.9.9.2.3 Bus Clock

The bus clock is used by the control registers and to generate synchronous interrupts and DMA requests.

### 3.9.9.2.4 I<sup>2</sup>S/SAI clock generation

Each SAI peripheral can control the input clock selection, pin direction and divide ratio of one audio master clock.

The MCLK Input Clock Select bit of the MCLK Control Register (MCR[MICS]) selects the clock input to the I<sup>2</sup>S/SAI module's MCLK divider.

On this device, I2S0 and I2S1 have identical input clock selection options.

**Table 3-84. I2S0 and I2S1 MCLK input clock selection**

MCR[MICS]	Clock Selection
00	System clock
01	OSC0ERCLK
10	OSC1ERCLK
11	MCGPLLCLK

The module's MCLK Divide Register (MDR) configures the MCLK divide ratio.

The module's MCLK Output Enable bit of the MCLK Control Register (MCR[MOE]) controls the direction of the MCLK pin. The pin is the input from the pin when MOE is 0, and the pin is the output from the clock divider when MOE is 1.

The transmitter and receiver can independently select between the bus clock and the audio master clocks to generate the bit clock. Each module's Clocking Mode field of the Transmit Configuration 2 Register and Receive Configuration 2 Register (TCR2[MSEL] and RCR2[MSEL]) selects the master clock.

The following tables show the TCR2[MSEL] and RCR2[MSEL] field settings for the module instances on this device.

**Table 3-85. I2S0 master clock settings**

TCR2[MSEL], RCR2[MSEL]	Master Clock
00	Bus Clock
01	When MOE is 1: MCLK is generated internally from PLL, OSC, or system clock When MOE is 0: I2S0_MCLK
10	I2S1_MCLK
11	I2S1_MCLK

**Table 3-86. I2S1 master clock settings**

TCR2[MSEL], RCR2[MSEL]	Master Clock
00	Bus Clock
01	When MOE is 1: MCLK is generated internally from PLL, OSC, or system clock When MOE is 0: I2S1_MCLK
10	I2S0_MCLK
11	I2S0_MCLK

### 3.9.9.2.5 Clock gating and I<sup>2</sup>S/SAI initialization

The clock to the I<sup>2</sup>S/SAI module can be gated using a bit in the SIM. To minimize power consumption, these bits are cleared after any reset, which disables the clock to the corresponding module. The clock enable bit should be set by software at the beginning of the module initialization routine to enable the module clock before initialization of any of the I<sup>2</sup>S/SAI registers.

### 3.9.9.3 Multiple SAI Synchronous Mode

Multiple SAI Synchronous Mode is supported in both I2S0 and I2S1.

- For I2S1 to use I2S0's bit clock and frame sync, configure I2S1 as synchronous to another SAI peripheral, and configure I2S0 as asynchronous.
- For I2S0 to use I2S1's bit clock and frame sync, configure I2S0 as synchronous to another SAI peripheral, and configure I2S1 as asynchronous.

Note that transmit and receive are configured independently.

### 3.9.9.4 I<sup>2</sup>S/SAI operation in low power modes

#### 3.9.9.4.1 Stop and very low power modes

In stop mode, the SAI transmitter and/or receiver can continue operating provided the the appropriate Stop Enable bit is set (TCSR[STOPE] and/or RCSR[STOPE], respectively), and provided the transmitter and/or receiver is/are using an externally generated bit clock or an Audio Master Clock that remains operating in stop mode. The SAI transmitter and/or receiver can generate an asynchronous interrupt to wake the CPU from stop mode.

In VLPS mode, the module behaves as it does in stop mode if VLPS mode is entered from run mode. However, if VLPS mode is entered from VLPR mode, the FIFO might underflow or overflow before wakeup from stop mode due to the limits in bus bandwidth. In VLPW and VLPR modes, the module is limited by the maximum bus clock frequencies.

When operating from an internally generated bit clock or Audio Master Clock that is disabled in stop modes:

In stop mode, if the Transmitter Stop Enable (TCSR[STOPE]) bit is clear, the transmitter is disabled after completing the current transmit frame, and, if the Receiver Stop Enable (RCSR[STOPE]) bit is clear, the receiver is disabled after completing the current receive frame. Entry into stop mode is prevented (not acknowledged) while waiting for the transmitter and receiver to be disabled at the end of the current frame.

#### 3.9.9.4.2 Low-leakage modes

When entering low-leakage modes, the Stop Enable (TCSR[STOPE] and RCSR[STOPE]) bits are ignored and the SAI is disabled after completing the current transmit and receive Frames. Entry into stop mode is prevented (not acknowledged) while waiting for the transmitter and receiver to be disabled at the end of the current frame.

## 3.10 Human-machine interfaces (HMI)

### 3.10.1 GPIO configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-74. GPIO configuration

Table 3-87. Reference links to related information

Topic	Related module	Reference
Full description	GPIO	<a href="#">GPIO</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Transfers	Crossbar switch	<a href="#">Clock Distribution</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

#### 3.10.1.1 GPIO access protection

The GPIO module does not have access protection because it is not connected to a peripheral bridge slot and is not protected by the MPU.

#### 3.10.1.2 Number of GPIO signals

The number of GPIO signals available on the devices covered by this document are detailed in [Orderable part numbers](#).

### 3.10.2 TSI Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-75. TSI configuration

Table 3-88. Reference links to related information

Topic	Related module	Reference
Full description	TSI	<a href="#">TSI</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal Multiplexing	Port control	<a href="#">Signal Multiplexing</a>

#### 3.10.2.1 Number of inputs

This device includes one TSI module containing 16 inputs. In low-power modes, one selectable pin is active.

#### 3.10.2.2 TSI module functionality in MCU operation modes

Table 3-89. TSI module functionality in MCU operation modes

MCU operation mode	TSI clock sources	TSI operation mode when GENCS[TSIEN] is 1	Functional electrode pins	Required GENCS[STPE] state
Run	BUSCLK, MCGIRCLK, OSC0ERCLK	Active mode	All	Don't care
Wait	BUSCLK, MCGIRCLK, OSC0ERCLK	Active mode	All	Don't care

Table continues on the next page...

**Table 3-89. TSI module functionality in MCU operation modes (continued)**

MCU operation mode	TSI clock sources	TSI operation mode when GENCS[TSIEN] is 1	Functional electrode pins	Required GENCS[STPE] state
Stop	MCGIRCLK, OSC0ERCLK	Active mode	All	1
VLPR	BUSCLK, MCGIRCLK, OSC0ERCLK	Active mode	All	Don't care
VLPW	BUSCLK, MCGIRCLK, OSC0ERCLK	Active mode	All	Don't care
VLPS	OSC0ERCLK	Active mode	All	1
LLS	LPOCLK, VLPOSCCLK	Low power mode	Determined by PEN[LPSP]	1
VLLS3	LPOCLK, VLPOSCCLK	Low power mode	Determined by PEN[LPSP]	1
VLLS2	LPOCLK, VLPOSCCLK	Low power mode	Determined by PEN[LPSP]	1
VLLS1	LPOCLK, VLPOSCCLK	Low power mode	Determined by PEN[LPSP]	1

### 3.10.2.3 TSI clocks

This table shows the TSI clocks and the corresponding chip clocks.

**Table 3-90. TSI clock connections**

Module clock	Chip clock
BUSCLK	Bus clock
MCGIRCLK	MCGIRCLK
OSCECLK	OSC0ERCLK
LPOCLK	1 kHz LPO clock
VLPOSCCLK	ERCLK32K

### 3.10.2.4 TSI Interrupts

The TSI has multiple sources of interrupt requests. However, these sources are OR'd together to generate a single interrupt request. When a TSI interrupt occurs, read the TSI status register to determine the exact interrupt source.

### 3.10.2.5 Shield drive signal

The shield drive signal is not supported on this device. Ignore this feature in the TSI chapter.



# Chapter 4

## Memory Map

### 4.1 Introduction

This device contains various memories and memory-mapped peripherals which are located in one 32-bit contiguous memory space. This chapter describes the memory and peripheral locations within that memory space.

### 4.2 System memory map

The following table shows the high-level device memory map.

**Table 4-1. System memory map**

System 32-bit Address Range	Destination Slave	Access	Slave Port
0x0000_0000–0x07FF_FFFF	Program flash and read-only data (Includes exception vectors in first 1024 bytes)	All masters	S0
0x0800_0000–0x0FFF_FFFF	DRAM Controller (Aliased Area)	Cortex-M4 core (M0) only	S5
0x1000_0000–0x13FF_FFFF	FlexNVM	All masters	S0
0x1000_0000–0x13FF_FFFF	Reserved	–	–
0x1400_0000–0x17FF_FFFF	For devices with FlexNVM: FlexRAM	All masters	S0
0x1400_0000–0x17FF_FFFF	For devices with program flash only: Programming acceleration RAM	–	S0
0x1800_0000–0x1BFF_FFFF	FlexBus (Aliased Area). 0x1800_0000-0x1BFF_FFFF are mapped to the same access space of 0x9800_0000-0x9BFF_FFFF.	Cortex-M4 core (M0) only	–
0x1C00_0000–0x1FFF_FFFF	SRAM_L: Lower SRAM (ICODE/DCODE)	All masters	–
0x2000_0000–0x200F_FFFF	SRAM_U: Upper SRAM bitband region	All masters	–
0x2010_0000–0x21FF_FFFF	Reserved	–	–

*Table continues on the next page...*

**Table 4-1. System memory map (continued)**

System 32-bit Address Range	Destination Slave	Access	Slave Port
0x2200_0000–0x23FF_FFFF	Aliased to TCMU SRAM bitband	Cortex-M4 core only	–
0x2400_0000–0x3FFF_FFFF	Reserved	–	–
0x4000_0000–0x4007_FFFF	Bitband region for AIPS0	Cortex-M4 core & DMA/EzPort	S2
0x4008_0000–0x400F_EFFF	Bitband region for AIPS1	Cortex-M4 core & DMA/EzPort	S3
0x400F_F000–0x400F_FFFF	Bitband region for GPIO	Cortex-M4 core & DMA/EzPort	S3
0x4010_0000–0x41FF_FFFF	Reserved	–	–
0x4200_0000–0x43FF_FFFF	Aliased to AIPS and GPIO bitband	Cortex-M4 core only	–
0x4400_0000–0x5FFF_FFFF	Reserved	–	–
0x6000_0000–0x6FFF_FFFF	Flexbus (External memory - Write-back)	All masters	S4
0x7000_0000–0x7FFF_FFFF	DRAM Controller - Write-back	Cortex-M4 core (M1), eDMA(M2)	S5, S6, and S7
0x7000_0000–0x7FFF_FFFF	DRAM Controller	LCD (M4)	S5, S6, and S7
0x7000_0000–0x7FFF_FFFF	DRAM Controller	LCD(M5), eSDHC/NFC (M3), ENET(M7), USB (M6)	
0x8000_0000–0x8FFF_FFFF	DRAM Controller - Write-through	Cortex-M4 core (M1), eDMA(M2)	S5
0x8000_0000–0x8FFF_FFFF	DRAM Controller	LCD (M4)	S5, S6, and S7
0x8000_0000–0x8FFF_FFFF	DRAM Controller	LCD (M5), eSDHC/NFC (M3), ENET(M7), USB (M6)	S5, S6, and S7
0x9000_0000–0x9FFF_FFFF	FlexBus (External memory - Write-through)	All masters	S4
0xA000_0000–0xDFFF_FFFF	FlexBus (External peripheral - not executable)	All masters	S4
0xE000_0000–0xE00F_FFFF	Private Peripherals	Cortex-M4 core only	–
0xE010_0000–0xFFFF_FFFF	Reserved	–	–

**NOTE**

1. EzPort master port is statically muxed with DMA master port. Access rights to AIPS-Lite peripheral bridges and general purpose input/output (GPIO) module address space is limited to the core, DMA, and EzPort.

2. ARM Cortex-M4 core access privileges also includes accesses via the debug interface.

## 4.2.1 Aliased bit-band regions

The SRAM\_U, AIPS-Lite, and general purpose input/output (GPIO) module resources reside in the Cortex-M4 processor bit-band regions.

The processor also includes two 32 MB aliased bit-band regions associated with the two 1 MB bit-band spaces. Each 32-bit location in the 32 MB space maps to an individual bit in the bit-band region. A 32-bit write in the alias region has the same effect as a read-modify-write operation on the targeted bit in the bit-band region.

Bit 0 of the value written to the alias region determines what value is written to the target bit:

- Writing a value with bit 0 set writes a 1 to the target bit.
- Writing a value with bit 0 clear writes a 0 to the target bit.

A 32-bit read in the alias region returns either:

- a value of 0x0000\_0000 to indicate the target bit is clear
- a value of 0x0000\_0001 to indicate the target bit is set




Figure 4-1. Alias bit-band mapping

**NOTE**


Each bit in bit-band region has an equivalent bit that can be manipulated through bit 0 in a corresponding long word in the alias bit-band region.

**4.2.2 Aliased areas**

The Flexbus and DDR controller have several aliased regions to allow the user to access the same physical area of memory with different cache attributes.

**4.2.2.1 DDR controller aliased areas**


For the DDR controller, there are aliased regions to allow the user to differentiate between write-through and write-back cache accesses. There is also a smaller aliased area that allows accesses through the system bus. The following figures show the organization of the aliased areas, depending on MCM\_CR[DDRSIZE] bitfield setting.



**Figure 4-2. DDR aliased regions (MCM\_CR[DDRSIZE] = 01)**

**NOTE**


In the proceeding figure, all the regions are mapped to the same physical address.



**Figure 4-3. DDR aliased regions (MCM\_CR[DDRSIZE] = 10)**

#### NOTE

In the preceding figure, both system bus write-through and write-back regions are 256 MB and are mapped to physical address. Code bus alias region is 128 MB and is mapped to lower 128 MB of DRAM physical address: 0x0000\_0000-0x07FF\_FFFF.




**Figure 4-4. DDR aliased regions (MCM\_CR[DDRSIZE] = 11)**

**NOTE**

In the preceding figure, system bus write-back region is 256 MB and mapped to lower part of DRAM physical address space. System bus write-through region is 256 MB and mapped to higher part of DRAM physical address space. Code bus alias region is 128 MB and is mapped to lower part of physical address space.

### 4.2.2.2 FlexBus aliased areas

For the FlexBus write-through, write-back and non-executable regions are available. The mapping from the internal memory map area to the external memory device is determined by the Flexbus register settings and the physical address signal connections.



**Note:** The aliased region accessible by the system bus is directly remapped from the I/D bus write-through region.

**Figure 4-5. Flexbus aliased regions**


#### NOTE

- In the preceding figure, code bus alias region is mapped to system bus region: 0x9800\_0000-0x9BFF\_FFFF.
- Set the FB\_CSARx to 0x1800\_0000 to use the address space from 0x9800\_0000.


## 4.3 Flash Memory Map

The various flash memories and the flash registers are located at different base addresses as shown in the following figure. The base address for each is specified in [System memory map](#).

## Flash Memory Map



**Figure 4-6. Flash memory map for devices containing only program flash**



**Figure 4-7. Flash memory map for devices containing FlexNVM**

### 4.3.1 Alternate Non-Volatile IRC User Trim Description

The following non-volatile locations (4 bytes) are reserved for custom IRC user trim supported by some development tools. An alternate IRC trim to the factory loaded trim can be stored at this location. To override the factory trim, user software must load new values into the MCG trim registers.

Non-Volatile Byte Address	Alternate IRC Trim Value
0x0000_03FC	Reserved
0x0000_03FD	Reserved
0x0000_03FE (bit 0)	SCFTRIM
0x0000_03FE (bit 4:1)	FCTRIM
0x0000_03FF	SCTRIM

## 4.4 SRAM memory map

The on-chip RAM is split evenly among SRAM\_L and SRAM\_U. The RAM is also implemented such that the SRAM\_L and SRAM\_U ranges form a contiguous block in the memory map. See [SRAM Arrays](#) for details.

Accesses to the SRAM\_L and SRAM\_U memory ranges outside the amount of RAM on the device causes the bus cycle to be terminated with an error followed by the appropriate response in the requesting bus master.

## 4.5 Peripheral bridge (AIPS-Lite0 and AIPS-Lite1) memory maps

The peripheral memory map is accessible via two slave ports on the crossbar switch in the 0x4000\_0000–0x400F\_FFFF region. The device implements two peripheral bridges (AIPS-Lite 0 and 1):

- AIPS-Lite0 covers 512 KB
- AIPS-Lite1 covers 508 KB with 4 KB assigned to the general purpose input/output module (GPIO)

AIPS-Lite0 is connected to crossbar switch slave port 2, and is accessible at locations 0x4000\_0000–0x4007\_FFFF.

AIPS-Lite1 and the general purpose input/output module share the connection to crossbar switch slave port 3. The AIPS-Lite1 is accessible at locations 0x4008\_0000–0x400F\_EFFF. The general purpose input/output module is accessible in a 4-kbyte region at 0x400F\_F000–0x400F\_FFFF. Its direct connection to the crossbar switch provides master access without incurring wait states associated with accesses via the AIPS-Lite controllers.

Modules that are disabled via their clock gate control bits in the SIM registers disable the associated AIPS slots. Access to any address within an unimplemented or disabled peripheral bridge slot results in a transfer error termination.

For programming model accesses via the peripheral bridges, there is generally only a small range within the 4 KB slots that is implemented. Accessing an address that is not implemented in the peripheral results in a transfer error termination.

## 4.5.1 Peripheral Bridge 0 (AIPS-Lite 0) Memory Map

Table 4-2. Peripheral bridge 0 slot assignments

System 32-bit base address	Slot number	Module
0x4000_0000	0	Peripheral bridge 0 (AIPS-Lite 0)
0x4000_1000	1	—
0x4000_2000	2	—
0x4000_3000	3	—
0x4000_4000	4	Crossbar switch
0x4000_5000	5	—
0x4000_6000	6	—
0x4000_7000	7	—
0x4000_8000	8	DMA controller
0x4000_9000	9	DMA controller transfer control descriptors
0x4000_A000	10	—
0x4000_B000	11	—
0x4000_C000	12	FlexBus
0x4000_D000	13	MPU
0x4000_E000	14	—
0x4000_F000	15	—
0x4001_0000	16	—
0x4001_1000	17	—
0x4001_2000	18	—
0x4001_3000	19	—
0x4001_4000	20	—
0x4001_5000	21	—
0x4001_6000	22	—
0x4001_7000	23	—
0x4001_8000	24	—
0x4001_9000	25	—
0x4001_A000	26	—
0x4001_B000	27	—
0x4001_C000	28	—
0x4001_D000	29	—
0x4001_E000	30	—
0x4001_F000	31	Flash memory controller
0x4002_0000	32	Flash memory

Table continues on the next page...

**Table 4-2. Peripheral bridge 0 slot assignments (continued)**

System 32-bit base address	Slot number	Module
0x4002_1000	33	DMA channel mutiplexer 0
0x4002_2000	34	DMA channel mutiplexer 1
0x4002_3000	35	—
0x4002_4000	36	FlexCAN 0
0x4002_5000	37	—
0x4002_6000	38	—
0x4002_7000	39	—
0x4002_8000	40	—
0x4002_9000	41	—
0x4002_A000	42	—
0x4002_B000	43	—
0x4002_C000	44	SPI 0
0x4002_D000	45	SPI 1
0x4002_E000	46	—
0x4002_F000	47	I2S 0
0x4003_0000	48	—
0x4003_1000	49	—
0x4003_2000	50	CRC
0x4003_3000	51	—
0x4003_4000	52	USB OTG HS/FS/LS
0x4003_5000	53	USB DCD
0x4003_6000	54	Programmable delay block (PDB)
0x4003_7000	55	Periodic interrupt timers (PIT)
0x4003_8000	56	FlexTimer (FTM) 0
0x4003_9000	57	FlexTimer (FTM) 1
0x4003_A000	58	—
0x4003_B000	59	Analog-to-digital converter (ADC) 0
0x4003_C000	60	Analog-to-digital converter (ADC) 2
0x4003_D000	61	Real-time clock (RTC)
0x4003_E000	62	VBAT register file
0x4003_F000	63	
0x4004_0000	64	Low-power timer (LPTMR)
0x4004_1000	65	System register file
0x4004_2000	66	DryIce

*Table continues on the next page...*

**Table 4-2. Peripheral bridge 0 slot assignments (continued)**

System 32-bit base address	Slot number	Module
0x4004_3000	67	Drylce secure storage
0x4004_4000	68	—
0x4004_5000	69	Touch sense interface (TSI)
0x4004_6000	70	—
0x4004_7000	71	SIM low-power logic
0x4004_8000	72	System integration module (SIM)
0x4004_9000	73	Port A multiplexing control
0x4004_A000	74	Port B multiplexing control
0x4004_B000	75	Port C multiplexing control
0x4004_C000	76	Port D multiplexing control
0x4004_D000	77	Port E multiplexing control
0x4004_E000	78	Port F multiplexing control
0x4004_F000	79	—
0x4005_0000	80	—
0x4005_1000	81	—
0x4005_2000	82	Software watchdog
0x4005_3000	83	—
0x4005_4000	84	—
0x4005_5000	85	—
0x4005_6000	86	—
0x4005_7000	87	—
0x4005_8000	88	—
0x4005_9000	89	—
0x4005_A000	90	—
0x4005_B000	91	—
0x4005_C000	92	—
0x4005_D000	93	—
0x4005_E000	94	—
0x4005_F000	95	—
0x4006_0000	96	—
0x4006_1000	97	External watchdog
0x4006_2000	98	Carrier modulator timer (CMT)
0x4006_3000	99	—
0x4006_4000	100	Multi-purpose Clock Generator (MCG)

*Table continues on the next page...*

**Table 4-2. Peripheral bridge 0 slot assignments (continued)**

System 32-bit base address	Slot number	Module
0x4006_5000	101	System oscillator (OSC0)
0x4006_6000	102	I <sup>2</sup> C 0
0x4006_7000	103	I <sup>2</sup> C 1
0x4006_8000	104	
0x4006_9000	105	—
0x4006_A000	106	UART 0
0x4006_B000	107	UART 1
0x4006_C000	108	UART 2
0x4006_D000	109	UART 3
0x4006_E000	110	—
0x4006_F000	111	—
0x4007_0000	112	—
0x4007_1000	113	—
0x4007_2000	114	USB OTG FS/LS
0x4007_3000	115	Analog comparator (CMP) / 6-bit digital-to-analog converter (DAC)
0x4007_4000	116	Voltage reference (VREF)
0x4007_5000	117	—
0x4007_6000	118	—
0x4007_7000	119	—
0x4007_8000	120	—
0x4007_9000	121	—
0x4007_A000	122	—
0x4007_B000	123	—
0x4007_C000	124	Low-leakage wakeup unit (LLWU)
0x4007_D000	125	Power management controller (PMC)
0x4007_E000	126	System Mode controller (SMC)
0x4007_F000	127	Reset Control Module (RCM)

## 4.5.2 Peripheral Bridge 1 (AIPS-Lite 1) Memory Map

**Table 4-3. Peripheral bridge 1 slot assignments**

System 32-bit base address	Slot number	Module
0x4008_0000	0	Peripheral bridge 1 (AIPS-Lite 1)

*Table continues on the next page...*

**Table 4-3. Peripheral bridge 1 slot assignments (continued)**

System 32-bit base address	Slot number	Module
0x4008_1000	1	—
0x4008_2000	2	—
0x4008_3000	3	—
0x4008_4000	4	—
0x4008_5000	5	—
0x4008_6000	6	—
0x4008_7000	7	—
0x4008_8000	8	—
0x4008_9000	9	—
0x4008_A000	10	—
0x4008_B000	11	—
0x4008_C000	12	—
0x4008_D000	13	—
0x4008_E000	14	—
0x4008_F000	15	—
0x4009_0000	16	—
0x4009_1000	17	—
0x4009_2000	18	—
0x4009_3000	19	—
0x4009_4000	20	—
0x4009_5000	21	—
0x4009_6000	22	—
0x4009_7000	23	—
0x4009_8000	24	—
0x4009_9000	25	—
0x4009_A000	26	—
0x4009_B000	27	—
0x4009_C000	28	—
0x4009_D000	29	—
0x4009_E000	30	—
0x4009_F000	31	—
0x400A_0000	32	Random number generator (RNGA)
0x400A_1000	33	—
0x400A_2000	34	—

*Table continues on the next page...*

**Table 4-3. Peripheral bridge 1 slot assignments (continued)**

System 32-bit base address	Slot number	Module
0x400A_3000	35	—
0x400A_4000	36	FlexCAN 1
0x400A_5000	37	—
0x400A_6000	38	—
0x400A_7000	39	—
0x400A_8000	40	NAND flash controller
0x400A_9000	41	NAND flash controller
0x400A_A000	42	NAND flash controller
0x400A_B000	43	NAND flash controller
0x400A_C000	44	SPI 2
0x400A_D000	45	—
0x400A_E000	46	DDR controller
0x400A_F000	47	I2S 1
0x400B_0000	48	—
0x400B_1000	49	SDHC
0x400B_2000	50	—
0x400B_3000	51	—
0x400B_4000	52	—
0x400B_5000	53	—
0x400B_6000	54	—
0x400B_7000	55	—
0x400B_8000	56	FlexTimer (FTM) 2
0x400B_9000	57	FlexTimer (FTM) 3
0x400B_A000	58	—
0x400B_B000	59	Analog-to-digital converter (ADC) 1
0x400B_C000	60	Analog-to-digital converter (ADC) 3
0x400B_D000	61	—
0x400B_E000	62	—
0x400B_F000	63	—
0x400C_0000	64	Ethernet MAC and IEEE 1588 timers
0x400C_1000	65	—
0x400C_2000	66	—
0x400C_3000	67	—
0x400C_4000	68	—

*Table continues on the next page...*

**Table 4-3. Peripheral bridge 1 slot assignments (continued)**

System 32-bit base address	Slot number	Module
0x400C_5000	69	—
0x400C_6000	70	—
0x400C_7000	71	—
0x400C_8000	72	—
0x400C_9000	73	—
0x400C_A000	74	—
0x400C_B000	75	—
0x400C_C000	76	12-bit digital-to-analog converter (DAC) 0
0x400C_D000	77	12-bit digital-to-analog converter (DAC) 1
0x400C_E000	78	—
0x400C_F000	79	—
0x400D_0000	80	—
0x400D_1000	81	—
0x400D_2000	82	—
0x400D_3000	83	—
0x400D_4000	84	—
0x400D_5000	85	—
0x400D_6000	86	—
0x400D_7000	87	—
0x400D_8000	88	—
0x400D_9000	89	—
0x400D_A000	90	—
0x400D_B000	91	—
0x400D_C000	92	—
0x400D_D000	93	—
0x400D_E000	94	—
0x400D_F000	95	—
0x400E_0000	96	—
0x400E_1000	97	—
0x400E_2000	98	—
0x400E_3000	99	—
0x400E_4000	100	—
0x400E_5000	101	System oscillator 1 (OSC1)
0x400E_6000	102	—

*Table continues on the next page...*

**Table 4-3. Peripheral bridge 1 slot assignments (continued)**

System 32-bit base address	Slot number	Module
0x400E_7000	103	—
0x400E_8000	104	—
0x400E_9000	105	—
0x400E_A000	106	UART 4
0x400E_B000	107	UART 5
0x400E_C000	108	—
0x400E_D000	109	—
0x400E_E000	110	—
0x400E_F000	111	—
0x400F_0000	112	—
0x400F_1000	113	—
0x400F_2000	114	—
0x400F_3000	115	—
0x400F_4000	116	—
0x400F_5000	117	—
0x400F_6000	118	—
0x400F_7000	119	—
0x400F_8000	120	—
0x400F_9000	121	—
0x400F_A000	122	—
0x400F_B000	123	—
0x400F_C000	124	—
0x400F_D000	125	—
0x400F_E000	126	—
0x400F_F000	Not an AIPS-Lite slot. The 32-bit general purpose input/output module that shares the crossbar switch slave port with the AIPS-Lite is accessed at this address.	

## 4.6 Private Peripheral Bus (PPB) memory map

The PPB is part of the defined ARM bus architecture and provides access to select processor-local modules. These resources are only accessible from the core; other system masters do not have access to them.

**Table 4-4. PPB memory map**

System 32-bit Address Range	Resource
0xE000_0000–0xE000_0FFF	Instrumentation Trace Macrocell (ITM)
0xE000_1000–0xE000_1FFF	Data Watchpoint and Trace (DWT)
0xE000_2000–0xE000_2FFF	Flash Patch and Breakpoint (FPB)
0xE000_3000–0xE000_DFFF	Reserved
0xE000_E000–0xE000_EFFF	System Control Space (SCS) (for NVIC and FPU)
0xE000_F000–0xE003_FFFF	Reserved
0xE004_0000–0xE004_0FFF	Trace Port Interface Unit (TPIU)
0xE004_1000–0xE004_1FFF	Embedded Trace Macrocell (ETM)
0xE004_2000–0xE004_2FFF	Embedded Trace Buffer (ETB)
0xE004_3000–0xE004_3FFF	Embedded Trace Funnel
0xE004_4000–0xE007_FFFF	Reserved
0xE008_0000–0xE008_0FFF	Miscellaneous Control Module (MCM)(including ETB Almost Full)
0xE008_1000–0xE008_1FFF	Memory Mapped Cryptographic Acceleration Unit (MMCAU)
0xE008_2000–0xE008_2FFF	Cache Controller
0xE008_3000–0xE00F_EFFF	Reserved
0xE00F_F000–0xE00F_FFFF	ROM Table - allows auto-detection of debug components

# Chapter 5

## Clock Distribution

### 5.1 Introduction

The MCG module controls which clock source is used to derive the system clocks. The clock generation logic divides the selected clock source into a variety of clock domains, including the clocks for the system bus masters, system bus slaves, and flash memory. The clock generation logic also implements module-specific clock gating to allow granular shutoff of modules.

The primary clocks for the system are generated from the MCGOUTCLK clock. The clock generation circuitry provides several clock dividers that allow different portions of the device to be clocked at different frequencies. This allows for trade-offs between performance and power dissipation.

Various modules, such as the USB OTG Controller, have module-specific clocks that can be generated from the MCGPLLCLK or MCGFLLCLK clock. The SDRAM controller is a specific case, since it can take its clock from either PLL (system or SDRAM). In addition, there are various other module-specific clocks that have other alternate sources. Clock selection for most modules is controlled by the SOPT registers in the SIM module.

### 5.2 Programming model

The selection and multiplexing of system clock sources is controlled and programmed via the MCG module. The setting of clock dividers and module clock gating for the system are programmed via the SIM module. Reference those sections for detailed register and bit descriptions.

### 5.3 High-level device clocking diagram

The following [system oscillator](#), [MCG](#), and [SIM](#) module registers control the multiplexers, dividers, and clock gates shown in the below figure:

	OSC	MCG	SIM
Multiplexers	MCG_Cx	MCG_Cx	SIM_SOPT1, SIM_SOPT2
Dividers	—	MCG_Cx	SIM_CLKDIVx
Clock gates	OSC_CR	MCG_C1	SIM_SCGCx




Figure 5-1. Clocking diagram

### 5.4 Clock definitions

The following table describes the clocks in the previous block diagram.

Clock name	Description
Core clock	MCGOUTCLK divided by OUTDIV1 clocks the ARM Cortex-M4 core
System clock	MCGOUTCLK divided by OUTDIV1 clocks the crossbar switch and bus masters directly connected to the crossbar. In addition, this clock is used for UART0 and UART1.
Bus clock	MCGOUTCLK divided by OUTDIV2 clocks the bus slaves and peripheral (excluding memories)

Table continues on the next page...

Clock name	Description
FlexBus clock	MCGOUTCLK divided by OUTDIV3 clocks the external FlexBus interface
Flash clock	MCGOUTCLK divided by OUTDIV4 clocks the flash memory
MCGIRCLK	MCG output of the slow or fast internal reference clock
MCGFFCLK	MCG output of the slow internal reference clock or a divided MCG external reference clock.
MCGOUTCLK	MCG output of either IRC, MCGFLLCLK, MCGPLLCLK, or MCG's external reference clock that sources the core, system, bus, FlexBus, and flash clock. It is also an option for the debug trace clock.
MCGFLLCLK	MCG output of the FLL. MCGFLLCLK or MCGPLLCLK may clock some modules.
MCGPLL0CLK	MCG output of the PLL0. MCGFLLCLK or MCGPLLCLK may clock some modules.
MCGPLL1CLK	MCG output of the PLL1. MCGFLLCLK or MCGPLLCLK may clock some modules.
MCGDDRCLK	MCG output of the PLL for the DRAM controller.
OSC0CLK, OSC1CLK	System oscillator output of the internal oscillators or sourced directly from EXTAL
OSC0ERCLK, OSC1ERCLK	System oscillator output sourced from OSC0CLK or OSC1CLK that may clock some on-chip modules
OSC032KCLK	System oscillator 0 32kHz output
ERCLK32K	Clock source for some modules that is chosen as OSC0_32KCLK or the RTC clock
RTC clock	RTC oscillator output for the RTC module and the Drylce module
LPO	PMC 1kHz output

## 5.4.1 Device clock summary

The following table provides more information regarding the on-chip clocks.

**Table 5-1. Clock Summary**

Clock name	Run mode clock frequency	VLPR mode clock frequency	Clock source	Clock is disabled when...
MCGOUTCLK	Up to 150 MHz	Up to 4 MHz	MCG	In all stop modes
Core clock	Up to 150 MHz	Up to 4 MHz	MCGOUTCLK clock divider	In all wait and stop modes
System clock	Up to 150 MHz	Up to 4 MHz	MCGOUTCLK clock divider	In all stop modes
Bus clock	Up to 75 MHz	Up to 4 MHz	MCGOUTCLK clock divider	In all stop modes

*Table continues on the next page...*

**Table 5-1. Clock Summary (continued)**

Clock name	Run mode clock frequency	VLPR mode clock frequency	Clock source	Clock is disabled when...
FlexBus clock (FB_CLK)	Up to 50 MHz	Up to 4 MHz	MCGOUTCLK clock divider	In all stop modes or FlexBus disabled
Flash clock	Up to 25 MHz	Up to 1 MHz	MCGOUTCLK clock divider	In all stop modes
Internal reference (MCGIRCLK)	30-40 kHz or 4 MHz	4 MHz only	MCG	MCG_C1[IRCLKEN] cleared, Stop mode and MCG_C1[IREFSTEN] cleared, or VLPS/LLS/VLLS mode
External reference (OSC0ERCLK, OSC1ERCLK)	Up to 50 MHz (bypass), 30-40 kHz, or 4-32 MHz (crystal)	Up to 8 MHz (bypass), 30-40 kHz (low-range crystal) or Up to 4 MHz (high-range crystal)	System OSC	System OSC's OSC_CR[ERCLKEN] cleared, or Stop mode and OSC_CR[EREFSTEN] cleared
External reference 32kHz (ERCLK32K)	30-40 kHz	30-40 kHz	System OSC0 or RTC OSC depending on SIM_SOPT1[OSC32K SEL]	System OSC's OSC_CR[ERCLKEN] cleared or RTC's RTC_CR[OSCE] cleared
RTC_CLKOUT	1 Hz or 32 kHz	1 Hz or 32 kHz	RTC clock	Clock is disabled in LLS and VLLSx modes
LPO	1 kHz	1 kHz	PMC	Available in all power modes
USB HS clock	60 MHz	N/A	Bus clock, MCGPLL0CLK, MCGPLL1CLK, or OSC0ERCLK with fractional clock divider, or ULPI_CLK	USB HS OTG is disabled
USB FS clock	48 MHz	N/A	MCGPLL0CLK, MCGPLL1CLK, or MCGFLLCLK with fractional clock divider, or USB_CLKIN	USB FS OTG is disabled

Table continues on the next page...

Table 5-1. Clock Summary (continued)

Clock name	Run mode clock frequency	VLPR mode clock frequency	Clock source	Clock is disabled when...
I <sup>2</sup> S master clock	Up to 25 MHz	Up to 12.5 MHz	System clock, MCGPLLCLK, OSC0ERCLK, or OSC1ERCLK with fractional clock divider, or I <sup>2</sup> S_CLKIN	I <sup>2</sup> S is disabled
SDHC clock	Up to 50 MHz	N/A	System clock, MCGPLLCLK/ MCGFLLCLK, or OSC0ERCLK	SDHC is disabled
Ethernet RMII clock	50 MHz	N/A	OSC0ERCLK	Ethernet is disabled
Ethernet IEEE 1588 clock	Up to 100 MHz	N/A	System clock, OSC0ERCLK, MCGPLLCLK/ MCGFLLCLK, or ENET_1588_CLKIN	Ethernet is disabled
TRACE clock	Up to 100 MHz	Up to 4 MHz	System clock or MCGOUTCLK	Trace is disabled

## 5.5 Internal clocking requirements

Each system clock divider is programmed via the SIM module's CLKDIV registers. Each divider is programmable from a divide-by-1 through divide-by-16 setting. The following requirements must be met when configuring the system clocks for this device:

1. The core and system clock frequencies frequency must be 150 MHz or slower.
2. The bus clock frequency must be 75 MHz or slower and an integer divide of the core clock.
3. The flash clock frequency must be 25 MHz or slower and an integer divide of the bus clock.
4. The DDR clock must be less than 150 MHz

The following are examples of valid clock configurations for this device:

Option 1:

## Internal clocking requirements

Clock	Frequency
Core clock	150 MHz
Bus clock	75 MHz
Flash clock	25 MHz
DDR clock	125 MHz

### Option 2:

Clock	Frequency
Core clock	120 MHz
Bus clock	60 MHz
Flash clock	20 MHz
DDR clock	150 MHz

## 5.5.1 Clock divider values after reset

Each clock divider is programmed via the SIM module's CLKDIV $n$  registers. The flash memory's FTFE\_FOPT[LPBOOT] bit controls the reset value of the core clock, system clock, bus clock, and flash clock dividers as shown below:

FTFE_FOPT [LPBOOT]	Core/system clock	Bus clock	FlexBus clock	Flash clock	Description
0	0x7 (divide by 8)	0x7 (divide by 8)	0xF (divide by 16)	0xF (divide by 16)	Low power boot
1	0x0 (divide by 1)	0x0 (divide by 1)	0x1 (divide by 2)	0x1 (divide by 2)	Fast clock boot

This gives the user flexibility for a lower frequency, low-power boot option. The flash erased state defaults to fast clocking mode, since where the low power boot (FTFE\_FOPT[LPBOOT]) bit resides in flash is logic 1 in the flash erased state.

To enable the low power boot option program FTFE\_FOPT[LPBOOT] to zero. During the reset sequence, if LPBOOT is cleared, the system is in a slow clock configuration. Upon any system reset, the clock dividers return to this configurable reset state.

## 5.5.2 VLPR mode clocking

The clock dividers cannot be changed while in VLPR mode. They must be programmed prior to entering VLPR mode to guarantee:

- the core/system, FlexBus, and bus clocks are less than or equal to 4 MHz, and
- the flash memory clock is less than or equal to 1 MHz

## 5.6 Clock Gating

The clock to each module can be individually gated on and off using the SIM module's SCGCx registers. These bits are cleared after any reset, which disables the clock to the corresponding module to conserve power. Prior to initializing a module, set the corresponding bit in SCGCx register to enable the clock. Before turning off the clock, make sure to disable the module.

Any bus access to a peripheral that has its clock disabled generates an error termination.

## 5.7 Module clocks

The following table summarizes the clocks associated with each module.

**Table 5-2. Module clocks**

Module	Bus interface clock	Internal clocks	I/O interface clocks
<b>Core modules</b>			
ARM Cortex-M4 core	System clock	Core clock	—
NVIC	System clock	—	—
DAP	System clock	—	—
ITM	System clock	—	—
ETM	System clock	TRACE clock	TRACE_CLKOUT
ETB	System clock	—	—
cJTAG, JTAGC	—	—	JTAG_CLK
<b>System modules</b>			
DMA	System clock	—	—
DMA Mux	Bus clock	—	—
Port control	Bus clock	LPO	—
Crossbar Switch	System clock	—	—
Peripheral bridges	System clock	Bus clock	—
MPU	System clock	—	—
LLWU, PMC, SIM, RCM	Bus clock	LPO	—
Mode controller	Bus clock	—	—
MCM	System clock	—	—
EWM	Bus clock	LPO	—
Watchdog timer	Bus clock	LPO	—

*Table continues on the next page...*

Table 5-2. Module clocks (continued)

Module	Bus interface clock	Internal clocks	I/O interface clocks
<b>Clocks</b>			
MCG	Bus clock	MCGOUTCLK, MCGPLLCLK, MCGFLLCLK, MCGIRCLK, OSC0ERCLK, OSC1ERCLK, EXTAL32K	—
OSC	Bus clock	OSC0ERCLK, OSC1ERCLK	—
<b>Memory and memory interfaces</b>			
Flash Controller	System clock	Flash clock	—
Flash memory	Flash clock	—	—
FlexBus	System clock	—	FB_CLKOUT
EzPort	System clock	—	EZP_CLK
<b>Security</b>			
CRC	Bus clock	—	—
MMCAU	System clock	—	—
RNGA	Bus clock	—	—
<b>Analog</b>			
ADC	Bus clock	OSC0ERCLK	—
CMP	Bus clock	—	—
DAC	Bus clock	—	—
VREF	Bus clock	—	—
<b>Timers</b>			
PDB	Bus clock	—	—
FlexTimers	Bus clock	MCGFFCLK	FTM_CLKINx
PIT	Bus clock	—	—
LPTMR	Bus clock	LPO, OSC0ERCLK, MCGIRCLK, ERCLK32K	—
CMT	Bus clock	—	—
RTC	Bus clock	EXTAL32	—
<b>Communication interfaces</b>			
Ethernet	System clock, Bus clock	RMII clock, IEEE 1588 clock	MII_RXCLK, MII_TXCLK
USB HS OTG	System clock	USB HS clock	ULPI_CLK
USB FS OTG	System clock	USB FS clock	—
USB DCD	Bus clock	—	—
FlexCAN	Bus clock	OSC0ERCLK	—
DSPI	Bus clock	—	DSPI_SCK
I <sup>2</sup> C	Bus clock	—	I2C_SCL

Table continues on the next page...

**Table 5-2. Module clocks (continued)**


Module	Bus interface clock	Internal clocks	I/O interface clocks
UART0, UART1	System clock	—	—
UART2-5	Bus clock	—	—
SDHC	System clock	SDHC clock	SDHC_DCLK
I <sup>2</sup> S	Bus clock	I <sup>2</sup> S master clock	I2S_TX_BCLK, I2S_RX_BCLK
<b>Human-machine interfaces</b>			
GPIO	System clock	—	—
TSI	Bus clock	LPO, ERCLK32K, MCGIRCLK	—

### 5.7.1 PMC 1-kHz LPO clock

The Power Management Controller (PMC) generates a 1-kHz clock that is enabled in all modes of operation, including all low power modes. This 1-kHz source is commonly referred to as LPO clock or 1-kHz LPO clock.


### 5.7.2 WDOG clocking

The WDOG may be clocked from two clock sources as shown in the following figure.

**Figure 5-2. WDOG clock generation**

### 5.7.3 Debug trace clock

The debug trace clock source can be clocked as shown in the following figure.



**Figure 5-3. Trace clock generation**

**NOTE**


The trace clock frequency observed at the TRACE\_CLKOUT pin will be half that of the selected clock source.

**5.7.4 PORT digital filter clocking**

The digital filters in each of the PORT<sub>x</sub> modules can be clocked as shown in the following figure.

**NOTE**

In stop mode, the digital input filters are bypassed unless they are configured to run from the 1 kHz LPO clock source.



**Figure 5-4. PORT<sub>x</sub> digital input filter clock generation**

**5.7.5 DDR Memory Controller Clocking**

The DDR system (DDR memory controller and PHY) has two input clock domains:

- For three AHB buses attached to the AXBS and the AHB bus for register access attached to the AIPS-Lite peripheral bridge (HCLKs).
- For the controller core logic and the PHY (CLK/CLK2x).

The HCLKs are connected to the system clock that can be derived from multiple clock sources (selected by registers in the MCG module, for example, MCG\_C11[PLLCS]). Source of the CLK/CLK2x is always the PLL1. The DDR memory controller supports both synchronous and asynchronous operation. Only when the HCLKs (system clock) are sourced from PLL1, the controller can work in synchronous mode. Otherwise, asynchronous mode must be configured (by clearing DDR\_CR40[P0TYP], DDR\_CR42[P1TYP], DDR\_CR44[P2TYP]).

### 5.7.6 NAND Flash Controller (NFC) clocking

The NAND Flash Controller's clock source is determined by the SIM\_SOPT2[NFCSRC] bitfield and the SIM\_CLKDIV4[NFCFRAC, NFCDIV] bitfields as shown below.

#### NOTE

The reciprocal of  $((\text{NFCFRAC}+1)/(\text{NFCDIV}+1))$  must be a multiple of 0.5. For example, NFCFRAC = 1 and NFCDIV = 2 is a valid setting, since the reciprocal is 1.5. However, NFCFRAC = 2 and NFCDIV=7 is not a valid setting, since the reciprocal is 2.6667.





Figure 5-5. NFC clock generation

### 5.7.7 LPTMR clocking

The prescaler and glitch filters in each of the LPTMR<sub>x</sub> modules can be clocked as shown in the following figure.

**NOTE**


The chosen clock must remain enabled if the LPTMR<sub>x</sub> is to continue operating in all required low-power modes.



**Figure 5-6. LPTMRx prescaler/glitch filter clock generation**

### 5.7.8 Ethernet Clocking

- The RMII clock source is fixed to OSC0ERCLK and must be 50 MHz
- The MII clocks are supplied from pins and must be 25 MHz
- The IEEE 1588 timestamp clock can run up to 100 MHz, if generated from internal clock sources. Its period must be an integer number of nanoseconds (eg: 10ns = 100 MHz, 15ns = 66.67 MHz, 20ns = 50 MHz). Its clock source is chosen as shown in the following figure.



**Figure 5-7. Ethernet IEEE1588 timestamp clock generation**

## 5.7.9 USB FS OTG Controller clocking

The USB FS OTG controller clocking options are shown in the following figure.

### NOTE

For the USB FS OTG controller to operate, the minimum system clock frequency is 20 MHz.




Figure 5-8. USB FS clock generation

### NOTE

The MCGFLLCLK does not meet the USB jitter specifications for certification.

## 5.7.10 USB HS OTG Controller clocking

The USB HS OTG controller clocking options are shown in the following figure.




Figure 5-9. USB HS clock generation

### 5.7.11 FlexCAN clocking

The clock for the FlexCAN's protocol engine can be selected as shown in the following figure.





Figure 5-10. FlexCAN clock generation

### 5.7.12 UART clocking

UART0 and UART1 modules operate from the core/system clock, which provides higher performance level for these modules. All other UART modules operate from the bus clock.

### 5.7.13 SDHC clocking

The SDHC module has four possible clock sources for the external clock source, as shown in the following figure.



**Figure 5-11. SDHC clock generation**

### 5.7.14 I<sup>2</sup>S/SAI clocking

The audio master clock (MCLK) is used to generate the bit clock when the receiver or transmitter is configured for an internally generated bit clock. The audio master clock can also be output to or input from a pin. The transmitter and receiver have the same audio master clock inputs.

Each SAI peripheral can control the input clock selection, pin direction and divide ratio of one audio master clock.

The I<sup>2</sup>S/SAI transmitter and receiver support asynchronous bit clocks (BCLKs) that can be generated internally from the audio master clock or supplied externally. The module also supports the option for synchronous operation between the receiver and transmitter or between two separate I<sup>2</sup>S/SAI peripherals.

The transmitter and receiver can independently select between the bus clock and the audio master clocks to generate the bit clock.

The MCLK and BCLK source options appear in the following figure.




Figure 5-12. I<sup>2</sup>S/SAI clock generation

### 5.7.15 TSI clocking

In active mode, the TSI can be clocked as shown in the following figure.





Figure 5-13. TSI clock generation

In low-power mode, the TSI can be clocked as shown in the following figure.

**NOTE**

In the TSI chapter, these two clocks are referred to as LPOCLK and VLPOSCCLK.



**Figure 5-14. TSI low-power clock generation**



# Chapter 6

## Reset and Boot

### 6.1 Introduction

The following reset sources are supported in this MCU:

**Table 6-1. Reset sources**

Reset sources	Description
POR reset	<ul style="list-style-type: none"><li>• Power-on reset (POR)</li></ul>
System resets	<ul style="list-style-type: none"><li>• External pin reset (PIN)</li><li>• Low-voltage detect (LVD)</li><li>• Computer operating properly (COP) watchdog reset</li><li>• Low leakage wakeup (LLWU) reset</li><li>• Multipurpose clock generator loss of clock (LOC) reset</li><li>• Stop mode acknowledge error (SACKERR)</li><li>• Software reset (SW)</li><li>• Lockup reset (LOCKUP)</li><li>• EzPort reset</li><li>• MDM DAP system reset</li></ul>
Debug reset	<ul style="list-style-type: none"><li>• JTAG reset</li><li>• nTRST reset</li></ul>

Each of the system reset sources, with the exception of the EzPort and MDM-AP reset, has an associated bit in the system reset status (SRS) registers. See the [Reset Control Module](#) for register details.

The MCU exits reset in functional mode that is controlled by  $\overline{\text{EZP\_CS}}$  pin to select between the single chip (default) or serial flash programming (EzPort) modes. See [Boot options](#) for more details.

## 6.2 Reset

This section discusses basic reset mechanisms and sources. Some modules that cause resets can be configured to cause interrupts instead. Consult the individual peripheral chapters for more information.

### 6.2.1 Power-on reset (POR)

When power is initially applied to the MCU or when the supply voltage drops below the power-on reset re-arm voltage level ( $V_{POR}$ ), the POR circuit causes a POR reset condition.

As the supply voltage rises, the LVD circuit holds the MCU in reset until the supply has risen above the LVD low threshold ( $V_{LVDL}$ ). The POR and LVD bits in SRS0 register are set following a POR.

### 6.2.2 System reset sources

Resetting the MCU provides a way to start processing from a known set of initial conditions. System reset begins with the on-chip regulator in full regulation and system clocking generation from an internal reference. When the processor exits reset, it performs the following:

- Reads the start SP (SP\_main) from vector-table offset 0
- Reads the start PC from vector-table offset 4
- LR is set to 0xFFFF\_FFFF

The on-chip peripheral modules are disabled and the non-analog I/O pins are initially configured as disabled. The pins with analog functions assigned to them default to their analog function after reset.

During and following a reset, the JTAG pins have their associated input pins configured as:

- TDI in pull-up (PU)
- TCK in pull-down (PD)
- TMS in PU

and associated output pin configured as:

- TDO with no pull-down or pull-up

Note that the nTRST signal is initially configured as disabled, however once configured to its JTAG functionality its associated input pin is configured as:

- nTRST in PU

### 6.2.2.1 External pin reset (PIN)

On this device,  $\overline{\text{RESET}}$  is a dedicated pin. This pin is open drain and has an internal pullup device. Asserting  $\overline{\text{RESET}}$  wakes the device from any mode. During a pin reset, the RCM's SRS0[PIN] bit is set.

#### 6.2.2.1.1 Reset pin filter

The  $\overline{\text{RESET}}$  pin filter supports filtering from both the 1 kHz LPO clock and the bus clock. A separate filter is implemented for each clock source. In stop and VLPS mode operation, this logic either switches to bypass operation or has continued filtering operation depending on the filtering mode selected. In low leakage stop modes, a separate LPO filter in the LLWU can continue filtering the  $\overline{\text{RESET}}$  pin.

The RPF0[RSTFLTSS], RPF0[RSTFLTSRW], and RPF0[RSTFLTSEL] fields in the reset control (RCM) register set control this functionality; see the RCM chapter. The filters are asynchronously reset by Chip POR. The reset value for each filter assumes the  $\overline{\text{RESET}}$  pin is negated.

The two clock options for the  $\overline{\text{RESET}}$  pin filter when the chip is not in low leakage modes are the LPO (1 kHz) and bus clock. For low leakage modes VLLS3, VLLS2, VLLS1, the LLWU provides control (in the LLWU\_RST register) of an optional fixed digital filter running the LPO.

The LPO filter has a fixed filter value of 3. Due to a synchronizer on the input data, there is also some associated latency (2 cycles). As a result, 5 cycles are required to complete a transition from low to high or high to low.

The bus filter initializes to off (logic 1) when the bus filter is not enabled. The bus clock is used when the filter selects bus clock, and the number of counts is controlled by the RCM's RPF0[RSTFLTSEL] field.

### 6.2.2.2 Low-voltage detect (LVD)

The chip includes a system for managing low voltage conditions to protect memory contents and control MCU system states during supply voltage variations. The system consists of a power-on reset (POR) circuit and an LVD circuit with a user-selectable trip voltage. The LVD system is always enabled in normal run, wait, or stop mode. The LVD system is disabled when entering VLPx, LLS, or VLLSx modes.

The LVD can be configured to generate a reset upon detection of a low voltage condition by setting the PMC's LVDSC1[LVDRE] bit to 1. The low voltage detection threshold is determined by the PMC's LVDSC1[LVDV] field. After an LVD reset has occurred, the LVD system holds the MCU in reset until the supply voltage has risen above the low voltage detection threshold. The RCM's SRS0[LVD] bit is set following either an LVD reset or POR.

### 6.2.2.3 Computer operating properly (COP) watchdog timer

The computer operating properly (COP) watchdog timer (WDOG) monitors the operation of the system by expecting periodic communication from the software. This communication is generally known as servicing (or refreshing) the COP watchdog. If this periodic refreshing does not occur, the watchdog issues a system reset. The COP reset causes the RCM's SRS0[WDOG] bit to set.

### 6.2.2.4 Low leakage wakeup (LLWU)

The LLWU module provides the means for a number of external pins, the  $\overline{\text{RESET}}$  pin, and a number of internal peripherals to wake the MCU from low leakage power modes. The LLWU module is functional only in low leakage power modes.

- In LLS mode, only the  $\overline{\text{RESET}}$  pin via the LLWU can generate a system reset.
- In VLLSx modes, all enabled inputs to the LLWU can generate a system reset.

After a system reset, the LLWU retains the flags indicating the input source of the last wakeup until the user clears them.

#### NOTE

Some flags are cleared in the LLWU and some flags are required to be cleared in the peripheral module. Refer to the individual peripheral chapters for more information.

### 6.2.2.5 Multipurpose clock generator loss-of-clock (LOC)

The MCG module supports an external reference clock.

If the C6[CME] bit in the MCG module is set, the clock monitor is enabled. If the external reference falls below  $f_{loc\_low}$  or  $f_{loc\_high}$ , as controlled by the C2[RANGE] field in the MCG module, the MCU resets. The RCM's SRS0[LOC] bit is set to indicate this reset source.

#### NOTE

This reset source does not cause a reset if the chip is in any stop mode.

### 6.2.2.6 Stop mode acknowledge error (SACKERR)

This reset is generated if the core attempts to enter stop mode, but not all modules acknowledge stop mode within 1025 cycles of the 1 kHz LPO clock.

A module might not acknowledge the entry to stop mode if an error condition occurs. The error can be caused by a failure of an external clock input to a module.

### 6.2.2.7 Software reset (SW)

The SYSRESETREQ bit in the NVIC application interrupt and reset control register can be set to force a software reset on the device. (See ARM's NVIC documentation for the full description of the register fields, especially the VECTKEY field requirements.) Setting SYSRESETREQ generates a software reset request. This reset forces a system reset of all major components except for the debug module. A software reset causes the RCM's SRS1[SW] bit to set.

### 6.2.2.8 Lockup reset (LOCKUP)

The LOCKUP gives immediate indication of seriously errant kernel software. This is the result of the core being locked because of an unrecoverable exception following the activation of the processor's built in system state protection hardware.

The LOCKUP condition causes a system reset and also causes the RCM's SRS1[LOCKUP] bit to set.

### 6.2.2.9 Tamper detect reset (TAMPER)

A tamper detect condition can optionally cause a system reset and also causes the RCM's SRS1[TAMPER] bit to set.

### 6.2.2.10 EzPort reset

The EzPort supports a system reset request via EzPort signaling. The EzPort generates a system reset request following execution of a Reset Chip (RESET) command via the EzPort interface. This method of reset allows the chip to boot from flash memory after it has been programmed by an external source. The EzPort is enabled or disabled by the  $\overline{\text{EZP\_CS}}$  pin.

An EzPort reset causes the RCM's SRS1[EZPT] bit to set.

### 6.2.2.11 MDM-AP system reset request

Set the system reset request bit in the MDM-AP control register to initiate a system reset. This is the primary method for resets via the JTAG/SWD interface. The system reset is held until this bit is cleared.

Set the core hold reset bit in the MDM-AP control register to hold the core in reset as the rest of the chip comes out of system reset.

## 6.2.3 MCU Resets

A variety of resets are generated by the MCU to reset different modules.

### 6.2.3.1 VBAT POR

The VBAT POR asserts on a VBAT POR reset source. It affects only the modules within the VBAT power domain: RTC, DryIce, and VBAT Register File. These modules are not affected by the other reset types.

### 6.2.3.2 POR Only

The POR Only reset asserts on the POR reset source only. It resets the PMC and System Register File.

The POR Only reset also causes all other reset types (except VBAT POR) to occur.

### 6.2.3.3 Chip POR not VLLS

The Chip POR not VLLS reset asserts on POR and LVD reset sources. It resets parts of the SMC and SIM. It also resets the LPTMR.

The Chip POR not VLLS reset also causes these resets to occur: Chip POR, Chip Reset not VLLS, and Chip Reset (including Early Chip Reset).

### 6.2.3.4 Chip POR

The Chip POR asserts on POR, LVD, and VLLS Wakeup reset sources. It resets the Reset Pin Filter registers and parts of the SIM and MCG.

The Chip POR also causes the Chip Reset (including Early Chip Reset) to occur.

### 6.2.3.5 Chip Reset not VLLS

The Chip Reset not VLLS reset asserts on all reset sources except a VLLS Wakeup that does not occur via the  $\overline{\text{RESET}}$  pin. It resets parts of the SMC, LLWU, and other modules that remain powered during VLLS mode.

The Chip Reset not VLLS reset also causes the Chip Reset (including Early Chip Reset) to occur.

### 6.2.3.6 Early Chip Reset

The Early Chip Reset asserts on all reset sources. It resets only the flash memory module. It negates before flash memory initialization begins ("earlier" than when the Chip Reset negates).

### 6.2.3.7 Chip Reset

Chip Reset asserts on all reset sources and only negates after flash initialization has completed and the  $\overline{\text{RESET}}$  pin has also negated. It resets the remaining modules (the modules not reset by other reset types).

## 6.2.4 Reset Pin

For all reset sources except a VLLS Wakeup that does not occur via the  $\overline{\text{RESET}}$  pin, the  $\overline{\text{RESET}}$  pin is driven low by the MCU for at least 128 bus clock cycles and until flash initialization has completed.

After flash initialization has completed, the  $\overline{\text{RESET}}$  pin is released, and the internal Chip Reset negates after the  $\overline{\text{RESET}}$  pin is pulled high. Keeping the  $\overline{\text{RESET}}$  pin asserted externally delays the negation of the internal Chip Reset.

## 6.2.5 Debug resets

The following sections detail the debug resets available on the device.

### 6.2.5.1 JTAG reset

The JTAG module generate a system reset when certain IR codes are selected. This functional reset is asserted when EzPort, EXTEST, HIGHZ and CLAMP instructions are active. The reset source from the JTAG module is released when any other IR code is selected. A JTAG reset causes the RCM's SRS1[JTAG] bit to set.

### 6.2.5.2 nTRST reset

The nTRST pin causes a reset of the JTAG logic when asserted. Asserting the nTRST pin allows the debugger to gain control of the TAP controller state machine (after exiting LLS or VLLSx) without resetting the state of the debug modules.

The nTRST pin does not cause a system reset.

### 6.2.5.3 Resetting the Debug subsystem

Use the CDBGRSTREQ bit within the SWJ-DP CTRL/STAT register to reset the debug modules. However, as explained below, using the CDBGRSTREQ bit does not reset all debug-related registers.

CDBGRSTREQ resets the debug-related registers within the following modules:

- SWJ-DP
- AHB-AP

- ETM
- ATB replicators
- ATB upsizers
- ATB funnels
- ETB
- TPIU
- MDM-AP (MDM control and status registers)
- MCM (ETB “Almost Full” logic)

CDBGRESTREQ does not reset the debug-related registers within the following modules:

- CM4 core (core debug registers: DHCSR, DCRSR, DCRDR, DEMCR)
- FPB
- DWT
- ITM
- NVIC
- Crossbar bus switch<sup>1</sup>
- AHB-AP<sup>1</sup>
- Private peripheral bus<sup>1</sup>

## 6.3 Boot

This section describes the boot sequence, including sources and options.

### 6.3.1 Boot sources

This device only supports booting from internal flash. Any secondary boot must go through an initialization sequence in flash.

### 6.3.2 Boot options

The device's functional mode is controlled by the state of the EzPort chip select ( $\overline{\text{EZP\_CS}}$ ) pin during reset.

---

1. CDBGRESTREQ does not affect AHB resources so that debug resources on the private peripheral bus are available during System Reset.

The device can be in single chip (default) or serial flash programming mode (EzPort). While in single chip mode the device can be in run or various low power modes mentioned in [Power mode transitions](#).

**Table 6-2. Mode select decoding**

EzPort chip select (EZP_CS)	Description
0	Serial flash programming mode (EzPort)
1	Single chip (default)

### 6.3.3 FOPT boot options

The flash option register (FOPT) in flash memory module (FTFE) allows the user to customize the operation of the MCU at boot time. The register contains read-only bits that are loaded from the NVM's option byte in the flash configuration field. The user can reprogram the option byte in flash to change the FOPT values that are used for subsequent resets. For more details on programming the option byte, refer to the flash memory chapter.

The MCU uses the FTFE\_FOPT register bits to configure the device at reset as shown in the following table.

**Table 6-3. Flash Option Register (FTFE\_FOPT) Bit Definitions**

Bit Num	Field	Value	Definition
7-2	Reserved		Reserved for future expansion.
1	EZPORT_DIS	0	EzPort operation is disabled. The device always boots to normal CPU execution and the state of $\overline{\text{EZP\_CS}}$ signal during reset is ignored. This option avoids inadvertent resets into EzPort mode if the $\overline{\text{EZP\_CS}}$ /NMI pin is used for its NMI function.
		1	EzPort operation is enabled. The state of $\overline{\text{EZP\_CS}}$ pin during reset determines if device enters EzPort mode.
0	LPBOOT	0	Low-power boot: OUTDIVx values in SIM_CLKDIV1 register are auto-configured at reset exit for higher divide values that produce lower power consumption at reset exit. <ul style="list-style-type: none"> <li>Core and system clock divider (OUTDIV1) and bus clock divider (OUTDIV2) are 0x7 (divide by 8)</li> <li>Flash clock divider (OUTDIV4) and FlexBus clock divider (OUTDIV3) are 0xF (divide by 16)</li> </ul>
		1	Normal boot: OUTDIVx values in SIM_CLKDIV1 register are auto-configured at reset exit for higher frequency values that produce faster operating frequencies at reset exit. <ul style="list-style-type: none"> <li>Core and system clock divider (OUTDIV1) and bus clock divider (OUTDIV2) are 0x0 (divide by 1)</li> <li>Flash clock divider (OUTDIV4) and FlexBus clock divider (OUTDIV3) are 0x1 (divide by 2)</li> </ul>

### 6.3.4 Boot sequence

At power up, the on-chip regulator holds the system in a POR state until the input supply is above the POR threshold. The system continues to be held in this static state until the internally regulated supplies have reached a safe operating voltage as determined by the LVD. The Mode Controller reset logic then controls a sequence to exit reset.

1. A system reset is held on internal logic, the  $\overline{\text{RESET}}$  pin is driven out low, and the MCG is enabled in its default clocking mode.
2. Required clocks are enabled (Core Clock, System Clock, Flash Clock, and any Bus Clocks that do not have clock gate control).
3. The system reset on internal logic continues to be held, but the Flash Controller is released from reset and begins initialization operation while the Mode Control logic continues to drive the  $\overline{\text{RESET}}$  pin out low for a count of ~128 Bus Clock cycles.
4. The  $\overline{\text{RESET}}$  pin is released, but the system reset of internal logic continues to be held until the Flash Controller finishes initialization. EzPort mode is selected instead of the normal CPU execution if  $\overline{\text{EZP\_CS}}$  is low when the internal reset is deasserted. EzPort mode can be disabled by programming the FOPT[EZPORT\_DIS] field in the Flash Memory module.
5. When Flash Initialization completes, the  $\overline{\text{RESET}}$  pin is observed. If  $\overline{\text{RESET}}$  continues to be asserted (an indication of a slow rise time on the  $\overline{\text{RESET}}$  pin or external drive in low), the system continues to be held in reset. Once the  $\overline{\text{RESET}}$  pin is detected high, the system is released from reset.
6. At release of system reset, clocking is switched to a slow clock if the FOPT[LPBOOT] field in the Flash Memory module is configured for Low Power Boot
7. When the system exits reset, the processor sets up the stack, program counter (PC), and link register (LR). The processor reads the start SP (SP\_main) from vector-table offset 0. The core reads the start PC from vector-table offset 4. LR is set to 0xFFFF\_FFFF. The CPU begins execution at the PC location. EzPort mode is entered instead of the normal CPU execution if Ezport mode was latched during the sequence.
8. If FlexNVM is enabled, the flash controller continues to restore the FlexNVM data. This data is not available immediately out of reset and the system should not access this data until the flash controller completes this initialization step as indicated by the EEERDY flag.

Subsequent system resets follow this reset flow beginning with the step where system clocks are enabled.



# Chapter 7

## Power Management

### 7.1 Introduction

This chapter describes the various chip power modes and functionality of the individual modules in these modes.

### 7.2 Power modes

The power management controller (PMC) provides multiple power options to allow the user to optimize power consumption for the level of functionality needed.

Depending on the stop requirements of the user application, a variety of stop modes are available that provide state retention, partial power down or full power down of certain logic and/or memory. I/O states are held in all modes of operation. The following table compares the various power modes available.

For each run mode there is a corresponding wait and stop mode. Wait modes are similar to ARM sleep modes. Stop modes (VLPS, STOP) are similar to ARM sleep deep mode. The very low power run (VLPR) operating mode can drastically reduce runtime power when the maximum bus frequency is not required to handle the application needs.

The three primary modes of operation are run, wait and stop. The WFI instruction invokes both wait and stop modes for the chip. The primary modes are augmented in a number of ways to provide lower power based on application needs.

**Table 7-1. Chip power modes**

Chip mode	Description	Core mode	Normal recovery method
Normal run	Allows maximum performance of chip. Default mode out of reset; on-chip voltage regulator is on.	Run	-

*Table continues on the next page...*

Table 7-1. Chip power modes (continued)

Chip mode	Description	Core mode	Normal recovery method
Normal Wait - via WFI	Allows peripherals to function while the core is in sleep mode, reducing power. NVIC remains sensitive to interrupts; peripherals continue to be clocked.	Sleep	Interrupt
Normal Stop - via WFI	Places chip in static state. Lowest power mode that retains all registers while maintaining LVD protection. NVIC is disabled; AWIC is used to wake up from interrupt; peripheral clocks are stopped.	Sleep Deep	Interrupt
VLPR (Very Low Power Run)	On-chip voltage regulator is in a low power mode that supplies only enough power to run the chip at a reduced frequency. Reduced frequency Flash access mode (1 MHz); LVD off; internal oscillator provides a low power 4 MHz source for the core, the bus and the peripheral clocks.	Run	Interrupt
VLPW (Very Low Power Wait) -via WFI	Same as VLPR but with the core in sleep mode to further reduce power; NVIC remains sensitive to interrupts (FCLK = ON). On-chip voltage regulator is in a low power mode that supplies only enough power to run the chip at a reduced frequency.	Sleep	Interrupt
VLPS (Very Low Power Stop)-via WFI	Places chip in static state with LVD operation off. Lowest power mode with ADC and pin interrupts functional. Peripheral clocks are stopped, but LPTimer, RTC, CMP, TSI, DAC can be used. NVIC is disabled (FCLK = OFF); AWIC is used to wake up from interrupt. On-chip voltage regulator is in a low power mode that supplies only enough power to run the chip at a reduced frequency. All SRAM is operating (content retained and I/O states held).	Sleep Deep	Interrupt
LLS (Low Leakage Stop)	State retention power mode. Most peripherals are in state retention mode (with clocks stopped), but LLWU, LPTimer, RTC, CMP, TSI, DAC can be used. NVIC is disabled; LLWU is used to wake up.  <b>NOTE:</b> The LLWU interrupt must not be masked by the interrupt controller to avoid a scenario where the system does not fully exit stop mode on an LLS recovery. All SRAM is operating (content retained and I/O states held).	Sleep Deep	Wakeup Interrupt <sup>1</sup>
VLLS3 (Very Low Leakage Stop3)	Most peripherals are disabled (with clocks stopped), but LLWU, LPTimer, RTC, CMP, TSI, DAC can be used. NVIC is disabled; LLWU is used to wake up.  SRAM_U and SRAM_L remain powered on (content retained and I/O states held).	Sleep Deep	Wakeup Reset <sup>2</sup>
VLLS2 (Very Low Leakage Stop2)	Most peripherals are disabled (with clocks stopped), but LLWU, LPTimer, RTC, CMP, TSI, DAC can be used. NVIC is disabled; LLWU is used to wake up.  SRAM_L is powered off. A portion of SRAM_U remains powered on (content retained and I/O states held).	Sleep Deep	Wakeup Reset <sup>2</sup>
VLLS1 (Very Low Leakage Stop1)	Most peripherals are disabled (with clocks stopped), but LLWU, LPTimer, RTC, CMP, TSI, DAC can be used. NVIC is disabled; LLWU is used to wake up.  All of SRAM_U and SRAM_L are powered off. The 32-byte system register file and the 32-byte VBAT register file remain powered for customer-critical data.	Sleep Deep	Wakeup Reset <sup>2</sup>

Table continues on the next page...

**Table 7-1. Chip power modes (continued)**

Chip mode	Description	Core mode	Normal recovery method
BAT (backup battery only)	The chip is powered down except for the VBAT supply. The RTC and the 32-byte VBAT register file for customer-critical data remain powered.	Off	Power-up Sequence

1. Resumes normal run mode operation by executing the LLWU interrupt service routine.
2. Follows the reset flow with the LLWU interrupt flag set for the NVIC.

## 7.3 Entering and exiting power modes

The WFI instruction invokes wait and stop modes for the chip. The processor exits the low-power mode via an interrupt. The [Nested Vectored Interrupt Controller \(NVIC\)](#) describes interrupt operation and what peripherals can cause interrupts.

### NOTE

The WFE instruction can have the side effect of entering a low-power mode, but that is not its intended usage. See ARM documentation for more on the WFE instruction.

Recovery from VLLSx is through the wake-up Reset event. The chip wake-ups from VLLSx by means of reset, an enabled pin or enabled module. See the table "LLWU inputs" in the LLWU configuration section for a list of the sources.

The wake-up flow from VLLSx is through reset. The wakeup bit in the SRS registers in the RCM is set indicating that the chip is recovering from a low power mode. Code execution begins; however, the I/O pins are held in their pre low power mode entry states, and the system oscillator and MCG registers are reset (even if EREFSTEN had been set before entering VLLSx). Software must clear this hold by writing a 1 to the ACKISO bit in the Regulator Status and Control Register in the PMC module.

### NOTE

To avoid unwanted transitions on the pins, software must re-initialize the I/O pins to their pre-low-power mode entry states *before* releasing the hold.

If the oscillator was configured to continue running during VLLSx modes, it must be re-configured before the ACKISO bit is cleared. The oscillator configuration within the MCG is cleared after VLLSx recovery and the oscillator will stop when ACKISO is cleared unless the register is re-configured.

## 7.4 Power mode transitions

The following figure shows the power mode transitions. Any reset always brings the chip back to the normal run state. In run, wait, and stop modes active power regulation is enabled. The VLPx modes are limited in frequency, but offer a lower power operating mode than normal modes. The LLS and VLLSx modes are the lowest power stop modes based on amount of logic or memory that is required to be retained by the application.




Figure 7-1. Power mode state transition diagram

## 7.5 Power modes shutdown sequencing

When entering stop or other low-power modes, the clocks are shut off in an orderly sequence to safely place the chip in the targeted low-power state. All low-power entry sequences are initiated by the core executing an WFI instruction. The ARM core's outputs, SLEEPDEEP and SLEEPING, trigger entry to the various low-power modes:

- System level wait and VLPW modes equate to: SLEEPING &  $\overline{\text{SLEEPDEEP}}$
- All other low power modes equate to: SLEEPING & SLEEPDEEP

When entering the non-wait modes, the chip performs the following sequence:

- Shuts off Core Clock and System Clock to the ARM Cortex-M4 core immediately.
- Polls stop acknowledge indications from the non-core crossbar masters (DMA, Ethernet), supporting peripherals (SPI, PIT, RNG) and the Flash Controller for indications that System Clocks, Bus Clock and/or Flash Clock need to be left enabled to complete a previously initiated operation, effectively stalling entry to the targeted low power mode. When all acknowledges are detected, System Clock, Bus Clock and Flash Clock are turned off at the same time.
- MCG and Mode Controller shut off clock sources and/or the internal supplies driven from the on-chip regulator as defined for the targeted low power mode.

In wait modes, most of the system clocks are not affected by the low power mode entry. The Core Clock to the ARM Cortex-M4 core is shut off. Some modules support stop-in-wait functionality and have their clocks disabled under these configurations.

The debugger modules support a transition from stop, wait, VLPS, and VLPW back to a halted state when the debugger is enabled. This transition is initiated by setting the Debug Request bit in MDM-AP control register. As part of this transition, system clocking is re-established and is equivalent to normal run/VLPR mode clocking configuration.

## 7.6 Module Operation in Low Power Modes

The following table illustrates the functionality of each module while the chip is in each of the low power modes. (Debug modules are discussed separately; see [Debug in Low Power Modes](#).) Number ratings (such as 2 MHz and 1 Mbps) represent the maximum frequencies or maximum data rates per mode. Also, these terms are used:

- FF = Full functionality. In VLPR and VLPW the system frequency is limited, but if a module does not have a limitation in its functionality, it is still listed as FF.
- static = Module register states and associated memories are retained.

## Module Operation in Low Power Modes

- powered = Memory is powered to retain contents.
- low power = Flash has a low power state that retains configuration registers to support faster wakeup.
- OFF = Modules are powered off; module is in reset state upon wakeup.
- wakeup = Modules can serve as a wakeup source for the chip.

**Table 7-2. Module operation in low power modes**

Modules	Stop	VLPR	VLPW	VLPS	LLS	VLLSx
<b>Core modules</b>						
NVIC	static	FF	FF	static	static	OFF
<b>System modules</b>						
Mode Controller	FF	FF	FF	FF	FF	FF
LLWU <sup>1</sup>	static	static	static	static	FF	FF
Regulator	ON	low power	low power	low power	low power	low power
LVD	ON	disabled	disabled	disabled	disabled	disabled
Brown-out Detection	ON	ON	ON	ON	ON	ON
DMA	static	FF	FF	static	static	OFF
Watchdog	FF	FF	FF	FF	static	OFF
EWM	static	FF	static	static	static	OFF
<b>Clocks</b>						
1kHz LPO	ON	ON	ON	ON	ON	ON
System oscillator (OSC)	OSCERCLK optional	OSCERCLK max of 4MHz crystal	OSCERCLK max of 4MHz crystal	OSCERCLK max of 4MHz crystal	limited to low range/low power	limited to low range/low power
MCG	static - MCGIRCLK optional; PLL optionally on but gated	4 MHz IRC	4 MHz IRC	static - no clock output	static - no clock output	OFF
Core clock	OFF	4 MHz max	OFF	OFF	OFF	OFF
System clock	OFF	4 MHz max	4 MHz max	OFF	OFF	OFF
Bus clock	OFF	4 MHz max	4 MHz max	OFF	OFF	OFF
<b>Memory and memory interfaces</b>						
Flash	powered	1 MHz max access - no pgm	low power	low power	OFF	OFF
Portion of SRAM_U <sup>2</sup>	low power	low power	low power	low power	low power	low power in VLLS3,2
Remaining SRAM_U and all of SRAM_L	low power	low power	low power	low power	low power	low power in VLLS3

Table continues on the next page...

Table 7-2. Module operation in low power modes (continued)

Modules	Stop	VLPR	VLPW	VLPS	LLS	VLLSx
Cache	low power	low power	low power	low power	low power	OFF
FlexMemory	low power	low power <sup>3</sup>	low power	low power	low power	OFF
Register files <sup>4</sup>	powered	powered	powered	powered	powered	powered
DDR controller	Low power	Low power	Low power	Low power	Low power	OFF
NFC	static	FF	FF	static	static	OFF
FlexBus	static	FF	FF	static	static	OFF
EzPort	disabled	disabled	disabled	disabled	disabled	disabled
Communication interfaces						
USB FS/LS	static	static	static	static	static	OFF
USB DCD	static	FF	FF	static	static	OFF
USB Voltage Regulator	optional	optional	optional	optional	optional	optional
Ethernet	wakeup	static	static	static	static	OFF
UART	static, wakeup on edge	125 kbps	125 kbps	static, wakeup on edge	static	OFF
SPI	static	1 Mbps	1 Mbps	static	static	OFF
I <sup>2</sup> C	static, address match wakeup	100 kbps	100 kbps	static, address match wakeup	static	OFF
CAN	wakeup	256 kbps	256 kbps	wakeup	static	OFF
I <sup>2</sup> S	FF with external clock <sup>5</sup>	FF	FF	FF with external clock <sup>5</sup>	static	OFF
SDHC	wakeup	FF	FF	wakeup	static	OFF
USB HS	static	static	static	static	static	OFF
Security						
CRC	static	FF	FF	static	static	OFF
RNG	static	FF	static	static	static	OFF
DryIce <sup>4</sup>	FF	FF	FF	FF	FF	FF
Timers						
FTM	static	FF	FF	static	static	OFF
PIT	static	FF	FF	static	static	OFF
PDB	static	FF	FF	static	static	OFF
LPTMR	FF	FF	FF	FF	FF	FF
RTC - 32kHz OSC <sup>4</sup>	FF	FF	FF	FF	FF <sup>6</sup>	FF <sup>6</sup>
CMT	static	FF	FF	static	static	OFF
Analog						

Table continues on the next page...

**Table 7-2. Module operation in low power modes (continued)**

Modules	Stop	VLPR	VLPW	VLPS	LLS	VLLSx
16-bit ADC	ADC internal clock only	FF	FF	ADC internal clock only	static	OFF
CMP <sup>7</sup>	HS or LS compare	FF	FF	HS or LS compare	LS compare	LS compare
6-bit DAC	static	FF	FF	static	static	static
VREF	FF	FF	FF	FF	static	OFF
12-bit DAC	static	FF	FF	static	static	static
<b>Human-machine interfaces</b>						
GPIO	wakeup	FF	FF	wakeup	static, pins latched	OFF, pins latched
TSI	wakeup	FF	FF	wakeup	wakeup <sup>8</sup>	wakeup <sup>8</sup>

1. Using the LLWU module, the external pins available for this chip do not require the associated peripheral function to be enabled. It only requires the function controlling the pin (GPIO or peripheral) to be configured as an input to allow a transition to occur to the LLWU.
2. A 16KB portion of SRAM\_U block is left powered on in low power mode VLLS2.
3. FlexRAM enabled as EEPROM is not writable in VLPR and writes are ignored. Read accesses to FlexRAM as EEPROM while in VLPR are allowed. There are no access restrictions for FlexRAM configured as traditional RAM.
4. These components remain powered in BAT power mode.
5. Use an externally generated bit clock or an externally generated audio master clock (including EXTAL).
6. RTC\_CLKOUT is not available.
7. CMP in stop or VLPS supports high speed or low speed external pin to pin or external pin to DAC compares. CMP in LLS or VLLSx only supports low speed external pin to pin or external pin to DAC compares. Windowed, sampled & filtered modes of operation are not available while in stop, VLPS, LLS, or VLLSx modes.
8. TSI wakeup from LLS and VLLSx modes is limited to a single selectable pin.

## 7.7 Clock Gating

To conserve power, the clocks to most modules can be turned off using the SCGCx registers in the SIM module. These bits are cleared after any reset, which disables the clock to the corresponding module. Prior to initializing a module, set the corresponding bit in the SCGCx register to enable the clock. Before turning off the clock, make sure to disable the module. For more details, refer to the clock distribution and SIM chapters.

# Chapter 8

## Security

### 8.1 Introduction

This device implements security based on the mode selected from the flash module. The following sections provide an overview of flash security and details the effects of security on non-flash modules.

### 8.2 Flash Security

The flash module provides security information to the MCU based on the state held by the FSEC[SEC] bits. The MCU, in turn, confirms the security request and limits access to flash resources. During reset, the flash module initializes the FSEC register using data read from the security byte of the flash configuration field.

#### NOTE

The security features apply only to external accesses: debug and EzPort. CPU accesses to the flash are not affected by the status of FSEC.

In the unsecured state all flash commands are available to the programming interfaces (JTAG and EzPort), as well as user code execution of Flash Controller commands. When the flash is secured (FSEC[SEC] = 00, 01, or 11), programmer interfaces are only allowed to launch mass erase operations and have no access to memory locations.

Further information regarding the flash security options and enabling/disabling flash security is available in the [Flash Memory Module](#).

## 8.3 Security Interactions with other Modules

The flash security settings are used by the SoC to determine what resources are available. The following sections describe the interactions between modules and the flash security settings or the impact that the flash security has on non-flash modules.

### 8.3.1 Security interactions with FlexBus and SDRAM controller

When flash security is enabled, SIM\_SOPT2[FBSL] enables/disables off-chip accesses through the FlexBus and the SDRAM interfaces. The FBSL bitfield also has an option to allow opcode and operand accesses or only operand accesses.

### 8.3.2 Security Interactions with EzPort

When flash security is active the MCU can still boot in EzPort mode. The EzPort holds the flash logic in NVM special mode and thus limits flash operation when flash security is active. While in EzPort mode and security is active, flash bulk erase (BE) can still be executed. The write FCCOB registers (WRFCCOB) command is limited to the mass erase (Erase All Blocks) and verify all 1s (Read 1s All Blocks) commands. Read accesses to internal memories via the EzPort are blocked when security is enabled.

The mass erase can be used to disable flash security, but all of the flash contents are lost in the process. A mass erase via the EzPort is allowed even when some memory locations are protected.

When mass erase has been disabled, mass erase via the EzPort is blocked and cannot be defeated.

### 8.3.3 Security Interactions with Debug

When flash security is active the JTAG port cannot access the memory resources of the MCU. Boundary scan chain operations work, but debugging capabilities are disabled so that the debug port cannot read flash contents.

Although most debug functions are disabled, the debugger can write to the Flash Mass Erase in Progress bit in the MDM-AP Control register to trigger a mass erase (Erase All Blocks) command. A mass erase via the debugger is allowed even when some memory locations are protected.

When mass erase is disabled, mass erase via the debugger is blocked.



---

# Chapter 9

## Debug


### 9.1 Introduction

This device's debug is based on the ARM coresight architecture and is configured in each device to provide the maximum flexibility as allowed by the restrictions of the pinout and other available resources.

Four debug interfaces are supported:

- IEEE 1149.1 JTAG
- IEEE 1149.7 JTAG (cJTAG)
- Serial Wire Debug (SWD)
- ARM Real-Time Trace Interface

The basic Cortex-M4 debug architecture is very flexible. The following diagram shows the topology of the core debug architecture and its components.



**Figure 9-1. Cortex-M4 Debug Topology**

The following table presents a brief description of each one of the debug components.

**Table 9-1. Debug Components Description**

Module	Description
SWJ-DP+ cJTAG	Modified Debug Port with support for SWD, JTAG, cJTAG
AHB-AP	AHB Master Interface from JTAG to debug module and SOC system memory maps
JTAG-AP	Bridge to DFT/BIST resources.
ROM Table	Identifies which debug IP is available.
Core Debug	Singlestep, Register Access, Run, Core Status
CoreSight Trace Funnel (not shown in figure)	The CSTF combines multiple trace streams onto a single ATB bus.
CoreSight Trace Replicator (not shown in figure)	The ATB replicator enables two trace sinks to be wired together and operate from the same incoming trace stream.
ETM (Embedded Trace Macrocell)	ETMv3.5 Architecture
CoreSight ETB (Embedded Trace Buffer)	Memory mapped buffer used to store trace data.
ITM	S/W Instrumentation Messaging + Simple Data Trace Messaging + Watchpoint Messaging

Table continues on the next page...

**Table 9-1. Debug Components Description (continued)**

Module	Description
DWT (Data and Address Watchpoints)	4 data and address watchpoints (configurable for less, but 4 seems to be accepted)
FPB (Flash Patch and Breakpoints)	<p>The FPB implements hardware breakpoints and patches code and data from code space to system space.</p> <p>The FPB unit contains two literal comparators for matching against literal loads from Code space, and remapping to a corresponding area in System space.</p> <p>The FPB also contains six instruction comparators for matching against instruction fetches from Code space, and remapping to a corresponding area in System space. Alternatively, the six instruction comparators can individually configure the comparators to return a Breakpoint Instruction (BKPT) to the processor core on a match, so providing hardware breakpoint capability.</p>
TPIU (Trace Port Interface Unit)	<p>Synchronous Mode (5-pin) = TRACE_D[3:0] + TRACE_CLKOUT</p> <p>Synchronous Mode (3-pin) = TRACE_D[1:0] + TRACE_CLKOUT</p> <p>Asynchronous Mode (1-pin) = TRACE_SWO (available on JTAG_TDO)</p>
<a href="#">MCM (Miscellaneous Control Module)</a>	The MCM provides miscellaneous control functions including control of the ETB and trace path switching.

## 9.1.1 References

For more information on ARM debug components, see these documents:

- ARMv7-M Architecture Reference Manual
- ARM Debug Interface v5.1
- ARM CoreSight Architecture Specification
- ARM ETM Architecture Specification v3.5

## 9.2 The Debug Port

The configuration of the cJTAG module, JTAG controller, and debug port is illustrated in the following figure:




Figure 9-2. Modified Debug Port

The debug port comes out of reset in standard JTAG mode and is switched into either cJTAG or SWD mode by the following sequences. Once the mode has been changed, unused debug pins can be reassigned to any of their alternative muxed functions.

### 9.2.1 JTAG-to-SWD change sequence

1. Send more than 50 TCK cycles with TMS (SWDIO) = 1
2. Send the 16-bit sequence on TMS (SWDIO) = 0111\_1001\_1110\_0111 (MSB transmitted first)
3. Send more than 50 TCK cycles with TMS (SWDIO) = 1

#### NOTE

See the ARM documentation for the CoreSight DAP Lite for restrictions.

### 9.2.2 JTAG-to-cJTAG change sequence

1. Reset the debug port

2. Set the control level to 2 via zero-bit scans
3. Execute the Store Format (STFMT) command (00011) to set the scan format register to 1149.7 scan format

## 9.3 Debug Port Pin Descriptions

The debug port pins default after POR to their JTAG functionality with the exception of JTAG\_TRST\_b and can be later reassigned to their alternate functionalities. In cJTAG and SWD modes JTAG\_TDI and JTAG\_TRST\_b can be configured to alternate GPIO functions.

**Table 9-2. Debug port pins**

Pin Name	JTAG Debug Port		cJTAG Debug Port		SWD Debug Port		Internal Pull-up/Down
	Type	Description	Type	Description	Type	Description	
JTAG_TMS/ SWD_DIO	I/O	JTAG Test Mode Selection	I/O	cJTAG Data	I/O	Serial Wire Data	Pull-up
JTAG_TCLK/ SWD_CLK	I	JTAG Test Clock	I	cJTAG Clock	I	Serial Wire Clock	Pull-down
JTAG_TDI	I	JTAG Test Data Input	-	-	-	-	Pull-up
JTAG_TDO/ TRACE_SW O	O	JTAG Test Data Output	O	Trace output over a single pin	O	Trace output over a single pin	N/C
JTAG_TRST_b	I	JTAG Reset	I	cJTAG Reset	-	-	Pull-up

## 9.4 System TAP connection

The system JTAG controller is connected in parallel to the ARM TAP controller. The system JTAG controller IR codes overlay the ARM JTAG controller IR codes without conflict. Refer to the IR codes table for a list of the available IR codes. The output of the TAPs (TDO) are muxed based on the IR code which is selected. This design is fully JTAG compliant and appears to the JTAG chain as a single TAP. At power on reset, ARM's IDCODE (IR=4'b1110) is selected.

## 9.4.1 IR Codes

**Table 9-3. JTAG Instructions**

Instruction	Code[3:0]	Instruction Summary
IDCODE	0000	Selects device identification register for shift
SAMPLE/PRELOAD	0010	Selects boundary scan register for shifting, sampling, and preloading without disturbing functional operation
SAMPLE	0011	Selects boundary scan register for shifting and sampling without disturbing functional operation
EXTEST	0100	Selects boundary scan register while applying preloaded values to output pins and asserting functional reset
HIGHZ	1001	Selects bypass register while three-stating all output pins and asserting functional reset
CLAMP	1100	Selects bypass register while applying preloaded values to output pins and asserting functional reset
EZPORT	1101	Enables the EZPORT function for the SoC and asserts functional reset.
ARM_IDCODE	1110	ARM JTAG-DP Instruction
BYPASS	1111	Selects bypass register for data operations
Factory debug reserved	0101, 0110, 0111	Intended for factory debug only
ARM JTAG-DP Reserved	1000, 1010, 1011, 1110	These instructions will go the ARM JTAG-DP controller. Please look at ARM JTAG-DP documentation for more information on these instructions.
Reserved <sup>1</sup>	All other opcodes	Decoded to select bypass register

1. The manufacturer reserves the right to change the decoding of reserved instruction codes in the future


## 9.5 JTAG status and control registers

Through the ARM Debug Access Port (DAP), the debugger has access to the status and control elements, implemented as registers on the DAP bus as shown in the following figure. These registers provide additional control and status for low power mode recovery and typical run-control scenarios. The status register bits also provide a means for the debugger to get updated status of the core without having to initiate a bus transaction across the crossbar switch, thus remaining less intrusive during a debug session.

It is important to note that these DAP control and status registers are not memory mapped within the system memory map and are only accessible via the Debug Access Port (DAP) using JTAG, cJTAG, or SWD. The MDM-AP is accessible as Debug Access Port 1 with the available registers shown in the table below.

**Table 9-4. MDM-AP Register Summary**

Address	Register	Description
0x0100_0000	Status	See <a href="#">MDM-AP Status Register</a>
0x0100_0004	Control	See <a href="#">MDM-AP Control Register</a>
0x0100_00FC	ID	Read-only identification register that always reads as 0x001C_0000



**Figure 9-3. MDM AP Addressing**

## 9.5.1 MDM-AP Control Register

**Table 9-5. MDM-AP Control register assignments**

Bit	Name	Secure <sup>1</sup>	Description
0	Flash Mass Erase in Progress	Y	<p>Set to cause mass erase. Cleared by hardware after mass erase operation completes.</p> <p>When mass erase is disabled (via MEEN and SEC settings), the erase request does not occur and the Flash Mass Erase in Progress bit continues to assert until the next system reset.</p>
1	Debug Disable	N	<p>Set to disable debug. Clear to allow debug operation. When set it overrides the C_DEBUGEN bit within the DHCSR and force disables Debug logic.</p>
2	Debug Request	N	<p>Set to force the Core to halt.</p> <p>If the Core is in a stop or wait mode, this bit can be used to wakeup the core and transition to a halted state.</p>
3	System Reset Request	N	<p>Set to force a system reset. The system remains held in reset until this bit is cleared.</p>
4	Core Hold Reset	N	<p>Configuration bit to control Core operation at the end of system reset sequencing.</p> <p>0 Normal operation - release the Core from reset along with the rest of the system at the end of system reset sequencing.</p> <p>1 Suspend operation - hold the Core in reset at the end of reset sequencing. Once the system enters this suspended state, clearing this control bit immediately releases the Core from reset and CPU operation begins.</p>
5	VLLSx Debug Request (VLLDBGREQ)	N	<p>Set to configure the system to be held in reset after the next recovery from a VLLSx mode. This bit is ignored on a VLLSx wakeup via the Reset pin. During a VLLSx wakeup via the Reset pin, the system can be held in reset by holding the reset pin asserted allowing the debugger to re-initialize the debug modules.</p> <p>This bit holds the system in reset when VLLSx modes are exited to allow the debugger time to re-initialize debug IP before the debug session continues.</p> <p>The Mode Controller captures this bit logic on entry to VLLSx modes. Upon exit from VLLSx modes, the Mode Controller will hold the system in reset until VLLDBGACK is asserted.</p> <p>The VLLDBGREQ bit clears automatically due to the POR reset generated as part of the VLLSx recovery.</p>
6	VLLSx Debug Acknowledge (VLLDBGACK)	N	<p>Set to release a system being held in reset following a VLLSx recovery</p> <p>This bit is used by the debugger to release the system reset when it is being held on VLLSx mode exit. The debugger re-initializes all debug IP and then assert this control bit to allow the Mode Controller to release the system from reset and allow CPU operation to begin.</p> <p>The VLLDBGACK bit is cleared by the debugger or can be left set because it clears automatically due to the POR reset generated as part of the next VLLSx recovery.</p>

*Table continues on the next page...*

**Table 9-5. MDM-AP Control register assignments (continued)**

Bit	Name	Secure <sup>1</sup>	Description
7	LLS, VLLSx Status Acknowledge	N	Set this bit to acknowledge the DAP LLS and VLLS Status bits have been read. This acknowledge automatically clears the status bits.  This bit is used by the debugger to clear the sticky LLS and VLLSx mode entry status bits. This bit is asserted and cleared by the debugger.
8	Timestamp Disable	N	Set this bit to disable the 48-bit global trace timestamp counter during debug halt mode when the core is halted.  0 The timestamp counter continues to count assuming trace is enabled and the ETM is enabled. (default)  1 The timestamp counter freezes when the core has halted (debug halt mode).
9 – 31	Reserved for future use	N	

1. Command available in secure mode

## 9.5.2 MDM-AP Status Register

**Table 9-6. MDM-AP Status register assignments**

Bit	Name	Description
0	Flash Mass Erase Acknowledge	The Flash Mass Erase Acknowledge bit is cleared after any system reset. The bit is also cleared at launch of a mass erase command due to write of Flash Mass Erase in Progress bit in MDM AP Control Register. The Flash Mass Erase Acknowledge is set after Flash control logic has started the mass erase operation.  When mass erase is disabled (via MEEN and SEC settings), an erase request due to setting of Flash Mass Erase in Progress bit is not acknowledged.
1	Flash Ready	Indicate Flash has been initialized and debugger can be configured even if system is continuing to be held in reset via the debugger.
2	System Security	Indicates the security state. When secure, the debugger does not have access to the system bus or any memory mapped peripherals. This bit indicates when the part is locked and no system bus access is possible.
3	System Reset	Indicates the system reset state.  0 System is in reset  1 System is not in reset
4	Reserved	
5	Mass Erase Enable	Indicates if the MCU can be mass erased or not  0 Mass erase is disabled  1 Mass erase is enabled

*Table continues on the next page...*

**Table 9-6. MDM-AP Status register assignments (continued)**

Bit	Name	Description
6	Backdoor Access Key Enable	Indicates if the MCU has the backdoor access key enabled. 0 Disabled 1 Enabled
7	LP Enabled	Decode of LPLLSM control bits to indicate that VLPS, LLS, or VLLSx are the selected power mode the next time the ARM Core enters Deep Sleep. 0 Low Power Stop Mode is not enabled 1 Low Power Stop Mode is enabled  Usage intended for debug operation in which Run to VLPS is attempted. Per debug definition, the system actually enters the Stop state. A debugger should interpret deep sleep indication (with SLEEPDEEP and SLEEPING asserted), in conjunction with this bit asserted as the debugger-VLPS status indication.
8	Very Low Power Mode	Indicates current power mode is VLPx. This bit is not 'sticky' and should always represent whether VLPx is enabled or not.  This bit is used to throttle JTAG TCK frequency up/down.
9	LLS Mode Exit	This bit indicates an exit from LLS mode has occurred. The debugger will lose communication while the system is in LLS (including access to this register). Once communication is reestablished, this bit indicates that the system had been in LLS. Since the debug modules held their state during LLS, they do not need to be reconfigured.  This bit is set during the LLS recovery sequence. The LLS Mode Exit bit is held until the debugger has had a chance to recognize that LLS was exited and is cleared by a write of 1 to the LLS, VLLSx Status Acknowledge bit in MDM AP Control register.
10	VLLSx Modes Exit	This bit indicates an exit from VLLSx mode has occurred. The debugger will lose communication while the system is in VLLSx (including access to this register). Once communication is reestablished, this bit indicates that the system had been in VLLSx. Since the debug modules lose their state during VLLSx modes, they need to be reconfigured.  This bit is set during the VLLSx recovery sequence. The VLLSx Mode Exit bit is held until the debugger has had a chance to recognize that a VLLS mode was exited and is cleared by a write of 1 to the LLS, VLLSx Status Acknowledge bit in MDM AP Control register.
11 – 15	Reserved for future use	Always read 0.
16	Core Halted	Indicates the Core has entered debug halt mode
17	Core SLEEPDEEP	Indicates the Core has entered a low power mode
18	Core SLEEPING	SLEEPING==1 and SLEEPDEEP==0 indicates wait or VLPW mode. SLEEPING==1 and SLEEPDEEP==1 indicates stop or VLPS mode.
19 – 31	Reserved for future use	Always read 0.

## 9.6 Debug Resets

The debug system receives the following sources of reset:

- JTAG\_TRST\_b from an external signal. This signal is optional and may not be available in all packages.
- Debug reset (CDBG\_RSTREQ bit within the SWJ-DP CTRL/STAT register) in the TCLK domain that allows the debugger to reset the debug logic.
- TRST asserted via the cJTAG escape command.
- System POR reset

Conversely the debug system is capable of generating system reset using the following mechanism:

- A system reset in the DAP control register which allows the debugger to hold the system in reset.
- SYSRESETREQ bit in the NVIC application interrupt and reset control register
- A system reset in the DAP control register which allows the debugger to hold the Core in reset.

## 9.7 AHB-AP

AHB-AP provides the debugger access to all memory and registers in the system, including processor registers through the NVIC. System access is independent of the processor status. AHB-AP does not do back-to-back transactions on the bus, so all transactions are non-sequential. AHB-AP can perform unaligned and bit-band transactions. AHB-AP transactions bypass the FPB, so the FPB cannot remap AHB-AP transactions. SWJ/SW-DP-initiated transaction aborts drive an AHB-AP-supported sideband signal called HABORT. This signal is driven into the Bus Matrix, which resets the Bus Matrix state, so that AHB-AP can access the Private Peripheral Bus for last ditch debugging such as read/stop/reset the core. AHB-AP transactions are little endian.

The MPU includes default settings and protections for the Region Descriptor 0 (RGD0) such that the Debugger always has access to the entire address space and those rights cannot be changed by the core or any other bus master.

For a short period at the start of a system reset event the system security status is being determined and debugger access to all AHB-AP transactions is blocked. The MDM-AP Status register is accessible and can be monitored to determine when this initial period is completed. After this initial period, if system reset is held via assertion of the RESET pin,

the debugger has access via the bus matrix to the private peripheral bus to configure the debug IP even while system reset is asserted. While in system reset, access to other memory and register resources, accessed over the Crossbar Switch, is blocked.

## 9.8 ITM

The ITM is an application-driven trace source that supports printf style debugging to trace Operating System (OS) and application events, and emits diagnostic system information. The ITM emits trace information as packets. There are four sources that can generate packets. If multiple sources generate packets at the same time, the ITM arbitrates the order in which packets are output. The four sources in decreasing order of priority are:

1. Software trace -- Software can write directly to ITM stimulus registers. This emits packets.
2. Hardware trace -- The DWT generates these packets, and the ITM emits them.
3. Time stamping -- Timestamps are emitted relative to packets. The ITM contains a 21-bit counter to generate the timestamp. The Cortex-M4 clock or the bitclock rate of the Serial Wire Viewer (SWV) output clocks the counter.
4. Global system timestamping. Timestamps can optionally be generated using a system-wide 48-bit count value. The same count value can be used to insert timestamps in the ETM trace stream, allowing coarse-grain correlation.

## 9.9 Core Trace Connectivity

### 9.10 Embedded Trace Macrocell v3.5 (ETM)

The Cortex-M4 Embedded Trace Macrocell (ETM-M4) is a debug component that enables a debugger to reconstruct program execution. The CoreSight ETM-M4 supports only instruction trace. You can use it either with the Cortex-M4 Trace Port Interface Unit (M4-TPIU), or with the CoreSight ETB.


The main features of an ETM are:

- tracing of 16-bit and 32-bit Thumb instructions
- four EmbeddedICE watchpoint inputs
- a Trace Start/Stop block with EmbeddedICE inputs
- one reduced function counter
- two external inputs

- a 24-byte FIFO queue
- global timestamping

## 9.11 Coresight Embedded Trace Buffer (ETB)

The ETB provides on-chip storage of trace data using 32-bit RAM. The ETB accepts trace data from any CoreSight-compliant component trace source with an ATB master port, such as a trace source or a trace funnel. It is included in this device to remove dependencies from the trace pin pad speed, and enable low cost trace solutions. The TraceRAM size is 2 KB.



**Figure 9-4. ETB Block Diagram**

The ETB contains the following blocks:

- **Formatter** -- Inserts source ID signals into the data packet stream so that trace data can be re-associated with its trace source after the data is read back out of the ETB.
- **Control** -- Control registers for trace capture and flushing.
- **APB interface** -- Read, write, and data pointers provide access to ETB registers. In addition, the APB interface supports wait states through the use of a PREADYDBG signal output by the ETB. The APB interface is synchronous to the ATB domain.
- **Register bank** -- Contains the management, control, and status registers for triggers, flushing behavior, and external control.
- **Trace RAM interface** -- Controls reads and writes to the Trace RAM.

### 9.11.1 Performance Profiling with the ETB

To create a performance profile (e.g. gprof) for the target application, a means to collect trace over a long period of time is needed. The ETB buffer is too small to capture a meaningful profile in just one take. What is needed is to collect and concatenate data from the ETB buffer for multiple sequential runs. Using the ETB packet counter (described in [Miscellaneous Control Module \(MCM\)](#)), the trace analysis tool can capture multiple sequential runs by executing code until the ETB is almost full, and halting or executing an interrupt handler to allow the buffer to be emptied, and then continuing executing code. The target halts or executes an interrupt handler when the buffer is almost full to empty the data and then the debugger runs the target again.

### 9.11.2 ETB Counter Control

The ETB packet counter is controlled by the ETB counter control register, ETB reload register, and ETB counter value register implemented in the [Miscellaneous Control Module \(MCM\)](#) accessible via the Private Peripheral Bus. Via the ETB counter control register the ETB control logic can be configured to cause an MCM Alert Interrupt, an NMI Interrupt, or cause a Debug halt when the down counter reaches 0. Other features of the ETB control logic include:

- Down counter to count as many as 512 x 32-bit packets.
- Reload request transfers reload value to counter.
- ATB valid and ready signals used to form counter decrement.
- The counter disarms itself when the count reaches 0.

## 9.12 TPIU

The TPIU acts as a bridge between the on-chip trace data from the Embedded Trace Macrocell (ETM) and the Instrumentation Trace Macrocell (ITM), with separate IDs, to a data stream, encapsulating IDs where required, that is then captured by a Trace Port Analyzer (TPA). The TPIU is specially designed for low-cost debug.

## 9.13 DWT

The DWT is a unit that performs the following debug functionality:

- It contains four comparators that you can configure as a hardware watchpoint, an ETM trigger, a PC sampler event trigger, or a data address sampler event trigger. The first comparator, DWT\_COMP0, can also compare against the clock cycle counter, CYCCNT. The second comparator, DWT\_COMP1, can also be used as a data comparator.
- The DWT contains counters for:
  - Clock cycles (CYCCNT)
  - Folded instructions
  - Load store unit (LSU) operations
  - Sleep cycles
  - CPI (all instruction cycles except for the first cycle)
  - Interrupt overhead

### NOTE

An event is emitted each time a counter overflows.

- The DWT can be configured to emit PC samples at defined intervals, and to emit interrupt event information.

## 9.14 Debug in Low Power Modes

In low power modes in which the debug modules are kept static or powered off, the debugger cannot gather any debug data for the duration of the low power mode. In the case that the debugger is held static, the debug port returns to full functionality as soon as the low power mode exits and the system returns to a state with active debug. In the case that the debugger logic is powered off, the debugger is reset on recovery and must be reconfigured once the low power mode is exited.

Power mode entry logic monitors Debug Power Up and System Power Up signals from the debug port as indications that a debugger is active. These signals can be changed in RUN, VLPR, WAIT and VLPW. If the debug signal is active and the system attempts to enter stop or VLPS, FCLK continues to run to support core register access. In these modes in which FCLK is left active the debug modules have access to core registers but not to system memory resources accessed via the crossbar.

With debug enabled, transitions from Run directly to VLPS are not allowed and result in the system entering Stop mode instead. Status bits within the MDM-AP Status register can be evaluated to determine this pseudo-VLPS state. Note with the debug enabled, transitions from Run--> VLPR --> VLPS are still possible but also result in the system entering Stop mode instead.

In VLLS mode all debug modules are powered off and reset at wakeup. In LLS mode, the debug modules retain their state but no debug activity is possible.

**NOTE**

When using cJTAG and entering LLS mode, the cJTAG controller must be reset on exit from LLS mode.

Going into a VLLSx mode causes all the debug controls and settings to be reset. To give time to the debugger to sync up with the HW, the MDM-AP Control register can be configured hold the system in reset on recovery so that the debugger can regain control and reconfigure debug logic prior to the system exiting reset and resuming operation.

**9.14.1 Debug Module State in Low Power Modes**

The following table shows the state of the debug modules in low power modes. These terms are used:

- FF = Full functionality. In VLPR and VLPW the system frequency is limited, but if a module does not have a limitation in its functionality, it is still listed as FF.
- static = Module register states and associated memories are retained.
- OFF = Modules are powered off; module is in reset state upon wakeup.

**Table 9-7. Debug Module State in Low Power Modes**

Module	STOP	VLPR	VLPW	VLPS	LLS	VLLSx
Debug Port	FF	FF	FF	OFF	static	OFF
AHB-AP	FF	FF	FF	OFF	static	OFF
ITM	FF	FF	FF	OFF	static	OFF
ETM	FF	FF	FF	OFF	static	OFF
ETB	FF	FF	FF	OFF	static	OFF
TPIU	FF	FF	FF	OFF	static	OFF
DWT	FF	FF	FF	OFF	static	OFF

**9.15 Debug & Security**

When security is enabled (FSEC[SEC] != 10), the debug port capabilities are limited in order to prevent exploitation of secure data. In the secure state the debugger still has access to the MDM-AP Status Register and can determine the current security state of the device. In the case of a secure device, the debugger also has the capability of performing

a mass erase operation via writes to the MDM-AP Control Register. In the case of a secure device that has mass erase disabled (FSEC[MEEN] = 10), attempts to mass erase via the debug interface are blocked.



# Chapter 10

## Signal Multiplexing and Signal Descriptions


### 10.1 Introduction

To optimize functionality in small packages, pins have several functions available via signal multiplexing. This chapter illustrates which of this device's signals are multiplexed on which external pin.

The [Port Control](#) block controls which signal is present on the external pin. Reference that chapter to find which register controls the operation of a specific pin.

### 10.2 Signal Multiplexing Integration

This section summarizes how the module is integrated into the device. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 10-1. Signal multiplexing integration**

**Table 10-1. Reference links to related information**

Topic	Related module	Reference
Full description	Port control	<a href="#">Port control</a>
System memory map		<a href="#">System memory map</a>

*Table continues on the next page...*

**Table 10-1. Reference links to related information (continued)**

Topic	Related module	Reference
Clocking		<a href="#">Clock Distribution</a>
Register access	Peripheral bus controller	<a href="#">Peripheral bridge</a>

## 10.2.1 Port control and interrupt module features

- Six 32-pin ports

### NOTE

Not all pins are available on the device. See the following section for details.

- Each 32-pin port is assigned one interrupt.
- The digital filter option has two clock source options: bus clock and 1-kHz LPO. The 1-kHz LPO option gives users this feature in low power modes.
- The digital filter is configurable from 1 to 32 clock cycles when enabled.

## 10.2.2 Clock gating

The clock to the port control module can be gated on and off using the SCGC5[PORTx] bits in the SIM module. These bits are cleared after any reset, which disables the clock to the corresponding module to conserve power. Prior to initializing the corresponding module, set SCGC5[PORTx] in the SIM module to enable the clock. Before turning off the clock, make sure to disable the module. For more details, refer to the clock distribution chapter.

## 10.2.3 Signal multiplexing constraints

1. A given peripheral function must be assigned to a maximum of one package pin. Do not program the same function to more than one pin.
2. To ensure the best signal timing for a given peripheral's interface, choose the pins in closest proximity to each other.

## 10.3 Pinout

### 10.3.1 K61 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
E2	PTE0	ADC1_SE4a	ADC1_SE4a	PTE0	SPI1_PCS1	UART1_TX	SDHC0_D1		I2C1_SDA	RTC_CLKOUT	
F2	PTE1/ LLWU_P0	ADC1_SE5a	ADC1_SE5a	PTE1/ LLWU_P0	SPI1_SOUT	UART1_RX	SDHC0_D0		I2C1_SCL	SPI1_SIN	LLWU_P0
F3	PTE2/ LLWU_P1	ADC1_SE6a	ADC1_SE6a	PTE2/ LLWU_P1	SPI1_SCK	UART1_CTS_b	SDHC0_DCLK				LLWU_P1
G2	PTE3	ADC1_SE7a	ADC1_SE7a	PTE3	SPI1_SIN	UART1_RTS_b	SDHC0_CMD			SPI1_SOUT	
G7	VDD	VDD	VDD								
H7	VDDINT	VDDINT	VDDINT								
H8	VSS	VSS	VSS								
F1	PTF17	DISABLED		PTF17	SPI2_SCK	FTM0_CH4	UART0_RX				
G1	PTF18	DISABLED		PTF18	SPI2_SOUT	FTM1_CH0	UART0_TX				
G3	PTE4/ LLWU_P2	DISABLED		PTE4/ LLWU_P2	SPI1_PCS0	UART3_TX	SDHC0_D3				LLWU_P2
G4	PTE5	DISABLED		PTE5	SPI1_PCS2	UART3_RX	SDHC0_D2		FTM3_CH0		
H2	PTE6	DISABLED		PTE6	SPI1_PCS3	UART3_CTS_b	I2S0_MCLK		FTM3_CH1	USB_SOF_OUT	
H1	PTF19	DISABLED		PTF19	SPI2_SIN	FTM1_CH1	UART5_RX				
H5	PTF20	DISABLED		PTF20	SPI2_PCS1	FTM2_CH0	UART5_TX				
H3	PTE7	DISABLED		PTE7		UART3_RTS_b	I2S0_RXD0		FTM3_CH2		
H4	PTE8	ADC2_SE16	ADC2_SE16	PTE8	I2S0_RXD1	UART5_TX	I2S0_RX_FS		FTM3_CH3		
J1	PTE9	ADC2_SE17	ADC2_SE17	PTE9	I2S0_TXD1	UART5_RX	I2S0_RX_BCLK		FTM3_CH4		
J2	PTE10	DISABLED		PTE10		UART5_CTS_b	I2S0_TXD0		FTM3_CH5		
K1	PTE11	ADC3_SE16	ADC3_SE16	PTE11		UART5_RTS_b	I2S0_TX_FS		FTM3_CH6		
K3	PTE12	ADC3_SE17	ADC3_SE17	PTE12			I2S0_TX_BCLK		FTM3_CH7		
G8	VDD	VDD	VDD								
H9	VSS	VSS	VSS								
J3	PTE16	ADC0_SE4a	ADC0_SE4a	PTE16	SPI0_PCS0	UART2_TX	FTM_CLKIN0		FTM0_FLT3		
K2	PTE17	ADC0_SE5a	ADC0_SE5a	PTE17	SPI0_SCK	UART2_RX	FTM_CLKIN1		LPTMR0_ALT3		LPTMR0_ALT3

## Pinout

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
L4	PTE18	ADC0_SE6a	ADC0_SE6a	PTE18	SPI0_SOUT	UART2_CTS_b	I2C0_SDA				
M3	PTE19	ADC0_SE7a	ADC0_SE7a	PTE19	SPI0_SIN	UART2_RTS_b	I2C0_SCL		CMP3_OUT		
L2	VSS	VSS	VSS								
M1	USB0_DP	USB0_DP	USB0_DP								
M2	USB0_DM	USB0_DM	USB0_DM								
L1	VOOUT33	VOOUT33	VOOUT33								
L3	VREGIN	VREGIN	VREGIN								
N1	PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1	PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1	PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1								
N2	PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1	PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1	PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1								
P1	PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1	PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1	PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1								
P2	PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1	PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1	PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1								
R1	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3								
R2	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3								
T1	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3								
T2	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3								
N5	VDDA	VDDA	VDDA								
P4	VREFH	VREFH	VREFH								
M4	VREFL	VREFL	VREFL								
N4	VSSA	VSSA	VSSA								
P3	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22								
N3	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21								

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
T3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18								
R3	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23								
R4	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23								
M5	TAMPER0/ RTC_WAKE UP_B	TAMPER0/ RTC_WAKE UP_B	TAMPER0/ RTC_WAKE UP_B								
L5	TAMPER1	TAMPER1	TAMPER1								
L6	TAMPER2	TAMPER2	TAMPER2								
R5	TAMPER3	TAMPER3	TAMPER3								
P6	TAMPER4	TAMPER4	TAMPER4								
R6	TAMPER5	TAMPER5	TAMPER5								
T6	XTAL32	XTAL32	XTAL32								
T5	EXTAL32	EXTAL32	EXTAL32								
P5	VBAT	VBAT	VBAT								
N6	TAMPER6	TAMPER6	TAMPER6								
M6	TAMPER7	TAMPER7	TAMPER7								
G9	VDD	VDD	VDD								
H10	VDDINT	VDDINT	VDDINT								
J8	VSS	VSS	VSS								
P7	PTE24	ADC0_SE17/ EXTAL1	ADC0_SE17/ EXTAL1	PTE24	CAN1_TX	UART4_TX	I2S1_TX_FS		EWM_OUT_ b	I2S1_RXD1	
R7	PTE25	ADC0_SE18/ XTAL1	ADC0_SE18/ XTAL1	PTE25	CAN1_RX	UART4_RX	I2S1_TX_BC LK		EWM_IN	I2S1_TXD1	
M7	PTE26	ADC3_SE5b	ADC3_SE5b	PTE26	ENET_1588 _CLKIN	UART4_CTS _b	I2S1_TXD0		RTC_CLKO UT	USB_CLKIN	
K7	PTE27	ADC3_SE4b	ADC3_SE4b	PTE27		UART4_RTS _b	I2S1_MCLK				
L7	PTE28	ADC3_SE7a	ADC3_SE7a	PTE28							
T7	PTA0	JTAG_TCLK/ SWD_CLK/ EZP_CLK	TSIO_CH1	PTA0	UART0_CTS _b/ UART0_COL _b	FTM0_CH5				JTAG_TCLK/ SWD_CLK	
N8	PTA1	JTAG_TDI/ EZP_DI	TSIO_CH2	PTA1	UART0_RX	FTM0_CH6				JTAG_TDI	
T8	PTA2	JTAG_TDO/ TRACE_SW O/EZP_DO	TSIO_CH3	PTA2	UART0_TX	FTM0_CH7				JTAG_TDO/ TRACE_SW O	

## Pinout

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
P8	PTA3	JTAG_TMS/ SWD_DIO	TSIO_CH4	PTA3	UART0_RTS _b	FTM0_CH0				JTAG_TMS/ SWD_DIO	
R8	PTA4/ LLWU_P3	NMI_b/ EZP_CS_b	TSIO_CH5	PTA4/ LLWU_P3		FTM0_CH1				NMI_b	LLWU_P3
T12	PTA5	DISABLED		PTA5	USB_CLKIN	FTM0_CH2	RMII0_RXE R/ MII0_RXER	CMP2_OUT	I2S0_TX_BC LK	JTAG_TRST _b	
G10	VDD	VDD	VDD								
J9	VSS	VSS	VSS								
P9	PTF21	ADC3_SE6b	ADC3_SE6b	PTF21		FTM2_CH1	UART5_RTS _b				
N9	PTF22	ADC3_SE7b	ADC3_SE7b	PTF22	I2C0_SCL	FTM1_CH0	UART5_CTS _b				
R12	PTA6	ADC3_SE6a	ADC3_SE6a	PTA6	ULPI_CLK	FTM0_CH3	I2S1_RXD0			TRACE_CLK OUT	
P12	PTA7	ADC0_SE10	ADC0_SE10	PTA7	ULPI_DIR	FTM0_CH4	I2S1_RX_BC LK			TRACE_D3	
N12	PTA8	ADC0_SE11	ADC0_SE11	PTA8	ULPI_NXT	FTM1_CH0	I2S1_RX_FS		FTM1_QD_P HA	TRACE_D2	
T13	PTA9	ADC3_SE5a	ADC3_SE5a	PTA9	ULPI_STP	FTM1_CH1	MII0_RXD3		FTM1_QD_P HB	TRACE_D1	
P13	PTA10	ADC3_SE4a	ADC3_SE4a	PTA10	ULPI_DATA 0	FTM2_CH0	MII0_RXD2		FTM2_QD_P HA	TRACE_D0	
R13	PTA11	ADC3_SE15	ADC3_SE15	PTA11	ULPI_DATA 1	FTM2_CH1	MII0_RXCLK		FTM2_QD_P HB		
M10	PTA12	CMP2_IN0	CMP2_IN0	PTA12	CAN0_TX	FTM1_CH0	RMII0_RXD1 /MII0_RXD1		I2S0_TXD0	FTM1_QD_P HA	
N10	PTA13/ LLWU_P4	CMP2_IN1	CMP2_IN1	PTA13/ LLWU_P4	CAN0_RX	FTM1_CH1	RMII0_RXD0 /MII0_RXD0		I2S0_TX_FS	FTM1_QD_P HB	LLWU_P4
R11	PTA14	CMP3_IN0	CMP3_IN0	PTA14	SPI0_PCS0	UART0_TX	RMII0_CRS_ DV/ MII0_RXDV		I2S0_RX_BC LK	I2S0_TXD1	
P11	PTA15	CMP3_IN1	CMP3_IN1	PTA15	SPI0_SCK	UART0_RX	RMII0_TXEN /MII0_TXEN		I2S0_RXD0		
T14	VSS	VSS	VSS								
N11	PTA16	CMP3_IN2	CMP3_IN2	PTA16	SPI0_SOUT	UART0_CTS _b/ UART0_COL _b	RMII0_TXD0 /MII0_TXD0		I2S0_RX_FS	I2S0_RXD1	
T11	PTA17	ADC1_SE17	ADC1_SE17	PTA17	SPI0_SIN	UART0_RTS _b	RMII0_TXD1 /MII0_TXD1		I2S0_MCLK		
P10	PTF23	ADC3_SE10	ADC3_SE10	PTF23	I2C0_SDA	FTM1_CH1			TRACE_CLK OUT		
R10	PTF24	ADC3_SE11	ADC3_SE11	PTF24	CAN1_RX	FTM1_QD_P HA			TRACE_D3		
R9	PTF25	ADC3_SE12	ADC3_SE12	PTF25	CAN1_TX	FTM1_QD_P HB			TRACE_D2		

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
T9	PTF26	ADC3_SE13	ADC3_SE13	PTF26		FTM2_QD_P HA			TRACE_D1		
T10	PTF27	ADC3_SE14	ADC3_SE14	PTF27		FTM2_QD_P HB			TRACE_D0		
J7	VDD	VDD	VDD								
K8	VSS	VSS	VSS								
T15	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_CLKIN 0				EXTAL0
T16	PTA19	XTAL0	XTAL0	PTA19		FTM1_FLT0	FTM_CLKIN 1		LPTMR0_AL T1		LPTMR0_AL T1
R16	RESET_b	RESET_b	RESET_b								RESET_b
N13	PTA24	CMP3_IN4	CMP3_IN4	PTA24	ULPI_DATA 2		MII0_TXD2		FB_A29		
R14	PTA25	CMP3_IN5	CMP3_IN5	PTA25	ULPI_DATA 3		MII0_TXCLK		FB_A28		
M13	PTA26	ADC2_SE15	ADC2_SE15	PTA26	ULPI_DATA 4		MII0_TXD3		FB_A27		
R15	PTA27	ADC2_SE14	ADC2_SE14	PTA27	ULPI_DATA 5		MII0_CRS		FB_A26		
P14	PTA28	ADC2_SE13	ADC2_SE13	PTA28	ULPI_DATA 6		MII0_TXER		FB_A25		
N14	PTA29	ADC2_SE12	ADC2_SE12	PTA29	ULPI_DATA 7		MII0_COL		FB_A24		
P16	PTF0	ADC2_SE11	ADC2_SE11	PTF0	CAN0_TX	FTM3_CH0		I2S1_RXD1			
L13	PTF1	ADC2_SE10	ADC2_SE10	PTF1	CAN0_RX	FTM3_CH1		I2S1_RX_BC LK			
M12	PTB0/ LLWU_P5	ADC0_SE8/ ADC1_SE8/ ADC2_SE8/ ADC3_SE8/ TSIO_CH0	ADC0_SE8/ ADC1_SE8/ ADC2_SE8/ ADC3_SE8/ TSIO_CH0	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0	RMII0_MDIO/ MII0_MDIO		FTM1_QD_P HA		LLWU_P5
M11	PTB1	ADC0_SE9/ ADC1_SE9/ ADC2_SE9/ ADC3_SE9/ TSIO_CH6	ADC0_SE9/ ADC1_SE9/ ADC2_SE9/ ADC3_SE9/ TSIO_CH6	PTB1	I2C0_SDA	FTM1_CH1	RMII0_MDC/ MII0_MDC		FTM1_QD_P HB		
P15	PTB2	ADC0_SE12/ TSIO_CH7	ADC0_SE12/ TSIO_CH7	PTB2	I2C0_SCL	UART0_RTS _b	ENET0_158 8_TMR0		FTM0_FLT3		
M14	PTB3	ADC0_SE13/ TSIO_CH8	ADC0_SE13/ TSIO_CH8	PTB3	I2C0_SDA	UART0_CTS _b/ UART0_COL _b	ENET0_158 8_TMR1		FTM0_FLT0		
N15	PTB4	ADC1_SE10	ADC1_SE10	PTB4			ENET0_158 8_TMR2		FTM1_FLT0		
M15	PTB5	ADC1_SE11	ADC1_SE11	PTB5			ENET0_158 8_TMR3		FTM2_FLT0		
L14	PTB6	ADC1_SE12	ADC1_SE12	PTB6				FB_AD23			
L15	PTB7	ADC1_SE13	ADC1_SE13	PTB7				FB_AD22			

## Pinout

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
K14	PTB8	DISABLED		PTB8		UART3_RTS_b		FB_AD21			
K15	PTB9	DISABLED		PTB9	SPI1_PCS1	UART3_CTS_b		FB_AD20			
J13	PTB10	ADC1_SE14	ADC1_SE14	PTB10	SPI1_PCS0	UART3_RX	I2S1_TX_BCLK	FB_AD19	FTM0_FLT1		
J14	PTB11	ADC1_SE15	ADC1_SE15	PTB11	SPI1_SCK	UART3_TX	I2S1_TX_FS	FB_AD18	FTM0_FLT2		
K9	VSS	VSS	VSS								
J10	VDD	VDD	VDD								
N16	PTF2	ADC2_SE6a	ADC2_SE6a	PTF2	I2C1_SCL	FTM3_CH2		I2S1_RX_FS			
M16	PTF3	ADC2_SE7a	ADC2_SE7a	PTF3	I2C1_SDA	FTM3_CH3		I2S1_RXD0			
L16	PTF4	ADC2_SE4b	ADC2_SE4b	PTF4		FTM3_CH4		I2S1_TXD0			
J15	PTB16	TSI0_CH9	TSI0_CH9	PTB16	SPI1_SOUT	UART0_RX	I2S1_TXD0	FB_AD17	EWM_IN		
H13	PTB17	TSI0_CH10	TSI0_CH10	PTB17	SPI1_SIN	UART0_TX	I2S1_TXD1	FB_AD16	EWM_OUT_b		
H14	PTB18	TSI0_CH11	TSI0_CH11	PTB18	CAN0_TX	FTM2_CH0	I2S0_TX_BCLK	FB_AD15	FTM2_QD_PHA		
K16	PTF5	ADC2_SE5b	ADC2_SE5b	PTF5		FTM3_CH5		I2S1_TX_FS			
J16	PTF6	ADC2_SE6b	ADC2_SE6b	PTF6		FTM3_CH6		I2S1_TX_BCLK			
H15	PTB19	TSI0_CH12	TSI0_CH12	PTB19	CAN0_RX	FTM2_CH1	I2S0_TX_FS	FB_OE_b	FTM2_QD_PHB		
G13	PTB20	ADC2_SE4a	ADC2_SE4a	PTB20	SPI2_PCS0			FB_AD31/ NFC_DATA15	CMP0_OUT		
G14	PTB21	ADC2_SE5a	ADC2_SE5a	PTB21	SPI2_SCK			FB_AD30/ NFC_DATA14	CMP1_OUT		
G15	PTB22	DISABLED		PTB22	SPI2_SOUT			FB_AD29/ NFC_DATA13	CMP2_OUT		
H16	PTB23	DISABLED		PTB23	SPI2_SIN	SPI0_PCS5		FB_AD28/ NFC_DATA12	CMP3_OUT		
G16	PTC0	ADC0_SE14/ TSI0_CH13	ADC0_SE14/ TSI0_CH13	PTC0	SPI0_PCS4	PDB0_EXTRG		FB_AD14/ NFC_DATA11	I2S0_TXD1		
F13	PTC1/ LLWU_P6	ADC0_SE15/ TSI0_CH14	ADC0_SE15/ TSI0_CH14	PTC1/ LLWU_P6	SPI0_PCS3	UART1_RTS_b	FTM0_CH0	FB_AD13/ NFC_DATA10	I2S0_TXD0		LLWU_P6
F14	PTC2	ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	PTC2	SPI0_PCS2	UART1_CTS_b	FTM0_CH1	FB_AD12/ NFC_DATA9	I2S0_TX_FS		
E13	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2		I2S0_TX_BCLK		LLWU_P7
F15	PTF7	ADC2_SE7b	ADC2_SE7b	PTF7		FTM3_CH7	UART3_RX	I2S1_TXD1			
L9	VSS	VSS	VSS								

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
K10	VDD	VDD	VDD								
F16	PTF8	DISABLED		PTF8		FTM3_FLT0	UART3_TX	I2S1_MCLK			
E14	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3	FB_AD11/ NFC_DATA8	CMP1_OUT	I2S1_TX_BCLK	LLWU_P8
E15	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_AL T2	I2S0_RXD0	FB_AD10/ NFC_DATA7	CMP0_OUT	I2S1_TX_FS	LLWU_P9/ LPTMR0_AL T2
F12	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_EXTR G	I2S0_RX_BCLK	FB_AD9/ NFC_DATA6	I2S0_MCLK		LLWU_P10
G12	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN	USB_SOF_ OUT	I2S0_RX_FS	FB_AD8/ NFC_DATA5			
H12	PTC8	ADC1_SE4b/ CMP0_IN2	ADC1_SE4b/ CMP0_IN2	PTC8		FTM3_CH4	I2S0_MCLK	FB_AD7/ NFC_DATA4			
F11	PTC9	ADC1_SE5b/ CMP0_IN3	ADC1_SE5b/ CMP0_IN3	PTC9		FTM3_CH5	I2S0_RX_BCLK	FB_AD6/ NFC_DATA3	FTM2_FLT0		
G11	PTC10	ADC1_SE6b	ADC1_SE6b	PTC10	I2C1_SCL	FTM3_CH6	I2S0_RX_FS	FB_AD5/ NFC_DATA2	I2S1_MCLK		
H11	PTC11/ LLWU_P11	ADC1_SE7b	ADC1_SE7b	PTC11/ LLWU_P11	I2C1_SDA	FTM3_CH7	I2S0_RXD1	FB_RW_b/ NFC_WE			LLWU_P11
J12	PTC12	DISABLED		PTC12		UART4_RTS _b		FB_AD27	FTM3_FLT0		
K13	PTC13	DISABLED		PTC13		UART4_CTS _b		FB_AD26			
J11	PTC14	DISABLED		PTC14		UART4_RX		FB_AD25			
K12	PTF9	CMP2_IN4	CMP2_IN4	PTF9			UART3_RTS _b				
L12	PTF10	CMP2_IN5	CMP2_IN5	PTF10			UART3_CTS _b				
F10	PTC15	DISABLED		PTC15		UART4_TX		FB_AD24			
N7	VSS	VSS	VSS								
L10	VDD	VDD	VDD								
K11	PTF11	DISABLED		PTF11			UART2_RTS _b				
L11	PTF12	DISABLED		PTF12			UART2_CTS _b				
F9	PTC16	DISABLED		PTC16	CAN1_RX	UART3_RX	ENET0_158 8_TMR0	FB_CS5_b/ FB_TSI21/ FB_BE23_16 _BLS15_8_b	NFC_RB		
E9	PTC17	DISABLED		PTC17	CAN1_TX	UART3_TX	ENET0_158 8_TMR1	FB_CS4_b/ FB_TSI20/ FB_BE31_24 _BLS7_0_b	NFC_CE0_b		
M9	PTC18	DISABLED		PTC18		UART3_RTS _b	ENET0_158 8_TMR2	FB_TBST_b/ FB_CS2_b/ FB_BE15_8_ BLS23_16_b	NFC_CE1_b		

## Pinout

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
M8	PTC19	DISABLED		PTC19		UART3_CTS_b	ENET0_1588_TMR3	FB_CS3_b/ FB_BE7_0_ BLS31_24_b	FB_TA_b		
L8	PTD0/ LLWU_P12	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0	UART2_RTS_b	FTM3_CH0	FB_ALE/ FB_CS1_b/ FB_TS_b	I2S1_RXD1		LLWU_P12
F8	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK	UART2_CTS_b	FTM3_CH1	FB_CS0_b	I2S1_RXD0		
K6	PTD2/ LLWU_P13	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT	UART2_RX	FTM3_CH2	FB_AD4	I2S1_RX_FS		LLWU_P13
J6	PTD3	DISABLED		PTD3	SPI0_SIN	UART2_TX	FTM3_CH3	FB_AD3	I2S1_RX_BC LK		
K5	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UART0_RTS_b	FTM0_CH4	FB_AD2/ NFC_DATA1	EWM_IN		LLWU_P14
J5	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI0_PCS2	UART0_CTS_b/ UART0_COL_b	FTM0_CH5	FB_AD1/ NFC_DATA0	EWM_OUT_b		
K4	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UART0_RX	FTM0_CH6	FB_AD0	FTM0_FLT0		LLWU_P15
H6	PTF13	DISABLED		PTF13			UART2_RX				
G6	PTF14	DISABLED		PTF14			UART2_TX				
T4	VSS	VSS	VSS								
E7	PTD7	DISABLED		PTD7	CMT_IRO	UART0_TX	FTM0_CH7		FTM0_FLT1		
J4	PTD8	DISABLED		PTD8	I2C0_SCL	UART5_RX			FB_A16/ NFC_CLE		
F7	PTD9	DISABLED		PTD9	I2C0_SDA	UART5_TX			FB_A17/ NFC_ALE		
E6	PTD10	DISABLED		PTD10		UART5_RTS_b			FB_A18/ NFC_RE		
G5	PTD11	DISABLED		PTD11	SPI2_PCS0	UART5_CTS_b	SDHC0_CLK IN		FB_A19		
F5	PTD12	DISABLED		PTD12	SPI2_SCK	FTM3_FLT0	SDHC0_D4		FB_A20		
F4	PTD13	DISABLED		PTD13	SPI2_SOUT		SDHC0_D5		FB_A21		
E5	PTD14	DISABLED		PTD14	SPI2_SIN		SDHC0_D6		FB_A22		
E4	PTD15	DISABLED		PTD15	SPI2_PCS1		SDHC0_D7		FB_A23		
F6	PTF15	DISABLED		PTF15			UART0_RTS_b				
E1	PTF16	DISABLED		PTF16	SPI2_PCS0	FTM0_CH3	UART0_CTS_b/ UART0_COL_b				
B1	DDR_VDD	DDR_VDD		DDR_VDD							
A1	DDR_VSS	DDR_VSS		DDR_VSS							
D3	DDR_DQS1	DISABLED		DDR_DQS1							
D1	DDR_DQ8	DISABLED		DDR_DQ8							

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
C1	DDR_DQ9	DISABLED		DDR_DQ9							
B5	DDR_VDD	DDR_VDD		DDR_VDD							
A5	DDR_VSS	DDR_VSS		DDR_VSS							
D5	DDR_VSS_B ULK	DDR_VSS_B ULK		DDR_VSS_B ULK							
C2	DDR_DQ10	DISABLED		DDR_DQ10							
B2	DDR_DQ11	DISABLED		DDR_DQ11							
C3	DDR_DQ12	DISABLED		DDR_DQ12							
B8	DDR_VDD	DDR_VDD		DDR_VDD							
A12	DDR_VSS	DDR_VSS		DDR_VSS							
C4	DDR_DQ13	DISABLED		DDR_DQ13							
B3	DDR_DQ14	DISABLED		DDR_DQ14							
A2	DDR_DQ15	DISABLED		DDR_DQ15							
A3	DDR_DM1	DISABLED		DDR_DM1							
E8	DDR_VSS_B ULK	DDR_VSS_B ULK		DDR_VSS_B ULK							
B12	DDR_VDD	DDR_VDD		DDR_VDD							
A16	DDR_VSS	DDR_VSS		DDR_VSS							
C6	DDR_VREF	DDR_VREF		DDR_VREF							
C5	DDR_DQ0	DISABLED		DDR_DQ0							
B4	DDR_DQ1	DISABLED		DDR_DQ1							
A4	DDR_DQ2	DISABLED		DDR_DQ2							
C16	DDR_VDD	DDR_VDD		DDR_VDD							
C7	DDR_VSS	DDR_VSS		DDR_VSS							
B6	DDR_DQ3	DISABLED		DDR_DQ3							
D6	DDR_DQ4	DISABLED		DDR_DQ4							
A6	DDR_DQ5	DISABLED		DDR_DQ5							
A7	DDR_ODT	DISABLED		DDR_ODT							
E11	DDR_VSS_B ULK	DDR_VSS_B ULK		DDR_VSS_B ULK							
D2	DDR_VDD	DDR_VDD		DDR_VDD							
C9	DDR_VSS	DDR_VSS		DDR_VSS							
B7	DDR_DQ6	DISABLED		DDR_DQ6							
A8	DDR_DQ7	DISABLED		DDR_DQ7							
C8	DDR_DQS0	DISABLED		DDR_DQS0							
D9	DDR_DM0	DISABLED		DDR_DM0							
D4	DDR_VDD	DDR_VDD		DDR_VDD							
C14	DDR_VSS	DDR_VSS		DDR_VSS							
A9	DDR_BA0	DISABLED		DDR_BA0							
B10	DDR_BA1	DISABLED		DDR_BA1							
B9	DDR_BA2	DISABLED		DDR_BA2							

## Pinout

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
A10	DDR_CKB	DISABLED		DDR_CKB							
A11	DDR_CK	DISABLED		DDR_CK							
D7	DDR_VDD	DDR_VDD		DDR_VDD							
D8	DDR_VSS	DDR_VSS		DDR_VSS							
D10	DDR_A0	DISABLED		DDR_A0							
C11	DDR_A1	DISABLED		DDR_A1							
B11	DDR_A2	DISABLED		DDR_A2							
C12	DDR_A3	DISABLED		DDR_A3							
E10	DDR_VDD	DDR_VDD		DDR_VDD							
D12	DDR_VSS	DDR_VSS		DDR_VSS							
C10	DDR_A4	DISABLED		DDR_A4							
A13	DDR_A5	DISABLED		DDR_A5							
A14	DDR_A6	DISABLED		DDR_A6							
D11	DDR_A7	DISABLED		DDR_A7							
A15	DDR_A8	DISABLED		DDR_A8							
E12	DDR_VDD	DDR_VDD		DDR_VDD							
E3	DDR_VSS	DDR_VSS		DDR_VSS							
B16	DDR_CKE	DISABLED		DDR_CKE							
B15	DDR_A9	DISABLED		DDR_A9							
B13	DDR_A10	DISABLED		DDR_A10							
B14	DDR_A11	DISABLED		DDR_A11							
C15	DDR_A12	DISABLED		DDR_A12							
D16	DDR_A13	DISABLED		DDR_A13							
D15	DDR_A14	DISABLED		DDR_A14							
E16	DDR_RAS_B	DISABLED		DDR_RAS_B							
C13	DDR_CAS_B	DISABLED		DDR_CAS_B							
D14	DDR_CS_B	DISABLED		DDR_CS_B							
D13	DDR_WE_B	DISABLED		DDR_WE_B							

### 10.3.2 K61 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	DDR_VSS	DDR_DQ15	DDR_DM1	DDR_DQ2	DDR_VSS	DDR_DQ5	DDR_ODT	DDR_DQ7	DDR_BA0	DDR_CKB	DDR_CK	DDR_VSS	DDR_A5	DDR_A6	DDR_A8	DDR_VSS	A
B	DDR_VDD	DDR_DQ11	DDR_DQ14	DDR_DQ1	DDR_VDD	DDR_DQ3	DDR_DQ6	DDR_VDD	DDR_BA2	DDR_BA1	DDR_A2	DDR_VDD	DDR_A10	DDR_A11	DDR_A9	DDR_CKE	B
C	DDR_DQ9	DDR_DQ10	DDR_DQ12	DDR_DQ13	DDR_DQ0	DDR_VREF	DDR_VSS	DDR_DQS0	DDR_VSS	DDR_A4	DDR_A1	DDR_A3	DDR_CAS_E	DDR_VSS	DDR_A12	DDR_VDD	C
D	DDR_DQ8	DDR_VDD	DDR_DQS1	DDR_VDD	DDR_VSS_BULK	DDR_DQ4	DDR_VDD	DDR_VSS	DDR_DM0	DDR_A0	DDR_A7	DDR_VSS	DDR_WE_B	DDR_CS_B	DDR_A14	DDR_A13	D
E	PTF16	PTE0	DDR_VSS	PTD15	PTD14	PTD10	PTD7	DDR_VSS_BULK	PTC17	DDR_VDD	DDR_VSS_BULK	DDR_VDD	PTC3/LLWU_P7	PTC4/LLWU_P8	PTC5/LLWU_P9	DDR_RAS_B	E
F	PTF17	PTE1/LLWU_P0	PTE2/LLWU_P1	PTD13	PTD12	PTF15	PTD9	PTD1	PTC16	PTC15	PTC9	PTC6/LLWU_P10	PTC1/LLWU_P6	PTC2	PTF7	PTF8	F
G	PTF18	PTE3	PTE4/LLWU_P2	PTE5	PTD11	PTF14	VDD	VDD	VDD	VDD	PTC10	PTC7	PTB20	PTB21	PTB22	PTC0	G
H	PTF19	PTE6	PTE7	PTE8	PTF20	PTF13	VDDINT	VSS	VSS	VDDINT	PTC11/LLWU_P11	PTC8	PTB17	PTB18	PTB19	PTB23	H
J	PTE9	PTE10	PTE16	PTD8	PTD5	PTD3	VDD	VSS	VSS	VDD	PTC14	PTC12	PTB10	PTB11	PTB16	PTF6	J
K	PTE11	PTE17	PTE12	PTD6/LLWU_P15	PTD4/LLWU_P14	PTD2/LLWU_P13	PTE27	VSS	VSS	VDD	PTF11	PTF9	PTC13	PTB8	PTB9	PTF5	K
L	VOUT33	VSS	VREGIN	PTE18	TAMPER1	TAMPER2	PTE28	PTD0/LLWU_P	VSS	VDD	PTF12	PTF10	PTF1	PTB6	PTB7	PTF4	L
M	USB0_DP	USB0_DM	PTE19	VREFL	TAMPER0/RTC_WAKEUP_B	TAMPER7	PTE26	PTC19	PTC18	PTA12	PTB1	PTB0/LLWU_P5	PTA26	PTB3	PTB5	PTF3	M
N	PGA2_DP/ADC2_DP0/ADC3_DP3/ADC0_DP1	PGA2_DM/ADC2_DM0/ADC3_DM3/ADC0_DM1	ADC0_SE16/CMP1_IN2/ADC0_SE21	VSSA	VDDA	TAMPER6	VSS	PTA1	PTF22	PTA13/LLWU_P4	PTA16	PTA8	PTA24	PTA29	PTB4	PTF2	N
P	PGA3_DP/ADC3_DP0/ADC2_DP3/ADC1_DP1	PGA3_DM/ADC3_DM0/ADC2_DM3/ADC1_DM1	ADC1_SE16/CMP2_IN2/ADC0_SE22	VREFH	VBAT	TAMPER4	PTE24	PTA3	PTF21	PTF23	PTA15	PTA7	PTA10	PTA28	PTB2	PTF0	P
R	PGA0_DP/ADC0_DP0/ADC1_DP3	PGA0_DM/ADC0_DM0/ADC1_DM3	DAC0_OUT/CMP1_IN3/ADC0_SE24	DAC1_OUT/CMP0_IN4/CMP2_IN3/ADC1_SE23	TAMPER3	TAMPER5	PTE25	PTA4/LLWU_P3	PTF25	PTF24	PTA14	PTA6	PTA11	PTA25	PTA27	RESET_b	R
T	PGA1_DP/ADC1_DP0/ADC0_DP3	PGA1_DM/ADC1_DM0/ADC0_DM3	VREF_OUT/CMP1_IN5/CMP0_IN5/ADC1_SE18	VSS	EXTAL32	XTAL32	PTA0	PTA2	PTF26	PTF27	PTA17	PTA5	PTA9	VSS	PTA18	PTA19	T

Figure 10-2. K61 256 MAPBGA Pinout Diagram

## 10.4 Module Signal Description Tables

The following sections correlate the chip-level signal name with the signal name used in the module's chapter. They also briefly describe the signal function and direction.

## 10.4.1 Core Modules

**Table 10-2. JTAG Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
JTAG_TMS	JTAG_TMS/ SWD_DIO	JTAG Test Mode Selection	I/O
JTAG_TCLK	JTAG_TCLK/ SWD_CLK	JTAG Test Clock	I
JTAG_TDI	JTAG_TDI	JTAG Test Data Input	I
JTAG_TDO	JTAG_TDO/ TRACE_SWO	JTAG Test Data Output	O
JTAG_TRST	JTAG_TRST_b	JTAG Reset	I

**Table 10-3. SWD Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
SWD_DIO	JTAG_TMS/ SWD_DIO	Serial Wire Data	I/O
SWD_CLK	JTAG_TCLK/ SWD_CLK	Serial Wire Clock	I

**Table 10-4. TPIU Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
TRACE_CLKOUT	TRACECLK	Trace clock output from the ARM CoreSight debug block	O
TRACE_D[3:2]	TRACEDATA	Trace output data from the ARM CoreSight debug block used for 5-pin interface	O
TRACE_D[1:0]	TRACEDATA	Trace output data from the ARM CoreSight debug block used for both 5-pin and 3-pin interfaces	O
TRACE_SWO	JTAG_TDO/ TRACE_SWO	Trace output data from the ARM CoreSight debug block over a single pin	O

## 10.4.2 System Modules

**Table 10-5. System Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
NMI	—	Non-maskable interrupt <b>NOTE:</b> Driving the $\overline{\text{NMI}}$ signal low forces a non-maskable interrupt, if the NMI function is selected on the corresponding pin.	I
$\overline{\text{RESET}}$	—	Reset input signal	I
VDD	—	MCU power	I
VDDINT	—	Core power supply	I
VSS	—	MCU ground	I

**Table 10-6. EWM Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
EWM_IN	EWM_in	EWM input for safety status of external safety circuits. The polarity of EWM_in is programmable using the EWM_CTRL[ASSIN] bit. The default polarity is active-low.	I
$\overline{\text{EWM\_OUT}}$	$\overline{\text{EWM\_out}}$	EWM reset out signal	O

## 10.4.3 Clock Modules

**Table 10-7. OSC Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
EXTAL0	EXTAL	External clock/Oscillator input	I
XTAL0	XTAL	Oscillator output	O

**Table 10-8. RTC OSC Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
EXTAL32	EXTAL32	32.768 kHz oscillator input	I
XTAL32	XTAL32	32.768 kHz oscillator output	O

## 10.4.4 Memories and Memory Interfaces

**Table 10-9. EzPort Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
EZP_CLK	EZP_CK	EzPort Clock	Input
$\overline{\text{EZP\_CS}}$	$\overline{\text{EZP\_CS}}$	EzPort Chip Select	Input
EZP_DI	EZP_D	EzPort Serial Data In	Input
EZP_DO	EZP_Q	EzPort Serial Data Out	Output

**Table 10-10. FlexBus Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
FB_CLKOUT	FB_CLK	FlexBus clock output	O
FB_AD[31:0]	FB_D[31:0]/ FB_AD[31:0]	In a non-multiplexed configuration, this is the data bus. In a multiplexed configuration this bus is the address/data bus, FB_AD[31:0]. In non-multiplexed and multiplexed configurations, during the first cycle, this bus drives the upper address byte, addr[31:24].	I/O
FB_CS[5:0]	FB_CS[5:0]	General purpose chip-selects. The actual number of chip selects available depends upon the device and its pin configuration.	O
FB_BE <sub>31_24</sub> _BLS <sub>7_0</sub> , FB_BE <sub>23_16</sub> _BLS <sub>5_8</sub> , FB_BE <sub>15_8</sub> _BLS <sub>23_16</sub> , FB_BE <sub>7_0</sub> _BLS <sub>31_24</sub>	FB_BE_31_24 FB_BE_23_16 FB_BE_15_8 FB_BE_7_0	Byte enables	O
$\overline{\text{FB\_OE}}$	$\overline{\text{FB\_OE}}$	Output enable	O
FB_R $\overline{\text{W}}$	FB_R $\overline{\text{W}}$	Read/write. 1 = Read, 0 = Write	O
FB_TS/ FB_ALE	FB_TS	Transfer start	O
FB_TSIZ[1:0]	FB_TSIZ[1:0]	Transfer size	O
$\overline{\text{FB\_TA}}$	$\overline{\text{FB\_TA}}$	Transfer acknowledge	I
FB_TBST	FB_TBST	Burst transfer indicator	O

## 10.4.5 Security Modules

**Table 10-11. Tamper Detect Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
TAMPER[7:0] <sup>1</sup>	TAMPER[7:0]	External tamper input or active tamper output	I/O

- The TAMPER signals have dedicated pins and are not included in the JTAG boundary scan. TAMPER0 is an exception because it is priority muxed with the RTC\_WAKEUP function. If TAMPER0 is enabled as either an input or output, the RTC\_WAKEUP function is disabled. The RTC\_WAKEUP pin can be configured to assert on a Tamper Detect, if the RTC enables the Drylce tamper detect interrupt.

## 10.4.6 Analog

**Table 10-12. ADC 0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
	DADP[3:0]	Differential analog channel inputs	I
	DADM[3:0]	Differential analog channel inputs	I
ADC0_SE[]	AD[23:4]	Single-ended analog channel inputs	I
VREFH	V <sub>REFSH</sub>	Voltage reference select high	I
VREFL	V <sub>REFSL</sub>	Voltage reference select low	I
VDDA	V <sub>DDA</sub>	Analog power supply	I
VSSA	V <sub>SSA</sub>	Analog ground	I

**Table 10-13. CMP 0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
CMP0_IN[5:0]	IN[5:0]	Analog voltage inputs	I
CMP0_OUT	CMPO	Comparator output	O

**Table 10-14. CMP 1 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
CMP1_IN[5:0]	IN[5:0]	Analog voltage inputs	I
CMP1_OUT	CMPO	Comparator output	O

**Table 10-15. DAC 0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
DAC0_OUT	—	DAC output	O

**Table 10-16. DAC 1 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
DAC1_OUT	—	DAC output	O

Table 10-17. VREF Signal Descriptions

Chip signal name	Module signal name	Description	I/O
VREF_OUT	VREF_OUT	Internally-generated Voltage Reference output	O

## 10.4.7 Communication Interfaces

### Ethernet MII Signal Descriptions

Chip signal name	Module signal name	Description	I/O
MII0_COL	MII_COL	Asserted upon detection of a collision and remains asserted while the collision persists. This signal is not defined for full-duplex mode.	I
MII0_CRD	MII_CRD	Carrier sense. When asserted, indicates transmit or receive medium is not idle.  In RMII mode, this signal is present on the RMII_CRD_DV pin.	I
MII0_MDC	MII_MDC	Output clock provides a timing reference to the PHY for data transfers on the MDIO signal.	O
MII0_MDIO	MII_MDIO	Transfers control information between the external PHY and the media-access controller. Data is synchronous to MDC. This signal is an input after reset.	I/O
MII0_RXCLK	MII_RXCLK	In MII mode, provides a timing reference for RXDV, RXD[3:0], and RXER.	I
MII0_RXDV	MII_RXDV	Asserting this input indicates the PHY has valid nibbles present on the MII. RXDV must remain asserted from the first recovered nibble of the frame through to the last nibble. Asserting RXDV must start no later than the SFD and exclude any EOF.  In RMII mode, this pin also generates the CRS signal.	I

Table continues on the next page...

Chip signal name	Module signal name	Description	I/O
MII0_RXD[3:0]	MII_RXD[3:0]	Contains the Ethernet input data transferred from the PHY to the media-access controller when RXDV is asserted.	I
MII0_RXER	MII_RXER	When asserted with RXDV, indicates the PHY detects an error in the current frame.	I
MII0_TXCLK	MII_TXCLK	Input clock which provides a timing reference for TXEN, TXD[3:0], and TXER.	I
MII0_TXD[3:0]	MII_TXD[3:0]	The serial output Ethernet data and only valid during the assertion of TXEN.	O
MII0_TXEN	MII_TXEN	Indicates when valid nibbles are present on the MII. This signal is asserted with the first nibble of a preamble and is negated before the first TXCLK following the final nibble of the frame.	O
MII0_TXER	MII_TXER	When asserted for one or more clock cycles while TXEN is also asserted, PHY sends one or more illegal symbols.	O

### Ethernet RMII Signal Descriptions

Chip signal name	Module signal name	Description	I/O
RMII0_MDC	RMII_MDC	Output clock provides a timing reference to the PHY for data transfers on the MDIO signal.	O
RMII0_MDIO	RMII_MDIO	Transfers control information between the external PHY and the media-access controller. Data is synchronous to MDC. This signal is an input after reset.	I/O
RMII0_CRSDV	RMII_CRSDV	Asserting this input indicates the PHY has valid nibbles present on the MII. RXDV must remain asserted from the first recovered nibble of the frame through to the last nibble. Asserting RXDV must start no later than the SFD and exclude any EOF.  In RMII mode, this pin also generates the CRS signal.	I

Table continues on the next page...

## Module Signal Description Tables

Chip signal name	Module signal name	Description	I/O
RMII0_RXD[1:0]	RMII_RXD[1:0]	Contains the Ethernet input data transferred from the PHY to the media-access controller when RXDV is asserted.	I
RMII0_RXER	RMII_RXER	When asserted with RXDV, indicates the PHY detects an error in the current frame.	I
RMII0_TXD[1:0]	RMII_TXD[1:0]	The serial output Ethernet data and only valid during the assertion of TXEN.	O
RMII0_TXEN	RMII_TXEN	Indicates when valid nibbles are present on the MII. This signal is asserted with the first nibble of a preamble and is negated before the first TXCLK following the final nibble of the frame.	O
Internal OSCERCLK clock <sup>1</sup>	RMII_REF_CLK	In RMII mode, this signal is the reference clock for receive, transmit, and the control interface.	I

**Table 10-18. USB HS OTG Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
ULPI_DATA[7:0]	ULPI_DATA[7:0]	Data bit <i>n</i>	I/O
ULPI_CLK	ULPI_CLK	60 MHz clock input from the ULPI transceiver	I
ULPI_DIR	ULPI_DIR	Controls data bus direction	I
ULPI_NXT	ULPI_NXT	Next data	I
ULPI_STP	ULPI_STP	Indicates the end of a transfer on the bus	O

**Table 10-19. USB FS OTG Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
USB0_DM	usb_dm	USB D- analog data signal on the USB bus.	I/O
USB0_DP	usb_dp	USB D+ analog data signal on the USB bus.	I/O
USB_CLKIN	—	Alternate USB clock input	I

**Table 10-20. USB VREG Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
VOUT33	reg33_out	Regulator output voltage	O
VREGIN	reg33_in	Unregulated power supply	I

**Table 10-21. CAN 0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
CAN0_RX	CAN Rx	CAN Receive Pin	Input
CAN0_TX	CAN Tx	CAN Transmit Pin	Output

**Table 10-22. CAN 1 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
CAN1_RX	CAN Rx	CAN Receive Pin	Input
CAN1_TX	CAN Tx	CAN Transmit Pin	Output

**Table 10-23. SPI 0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
SPI0_PCS0	PCS0/ $\overline{SS}$	Master mode: Peripheral Chip Select 0 output Slave mode: Slave Select input	I/O
SPI0_PCS[3:1]	PCS[3:1]	Master mode: Peripheral Chip Select 1 - 3 Slave mode: Unused	O
SPI0_PCS4	PCS4	Master mode: Peripheral Chip Select 4 Slave mode: Unused	O
SPI0_PCS5	PCS5/ $\overline{PCSS}$	Master mode: Peripheral Chip Select 5 / Peripheral Chip Select Strobe Slave mode: Unused	O
SPI0_SIN	SIN	Serial Data In	I
SPI0_SOUT	SOUT	Serial Data Out	O
SPI0_SCK	SCK	Master mode: Serial Clock (output) Slave mode: Serial Clock (input)	I/O

**Table 10-24. SPI 2 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
SPI2_PCS0	PCS0/ $\overline{SS}$	Master mode: Peripheral Chip Select 0 output Slave mode: Slave Select input	I/O
SPI2_SIN	SIN	Serial Data In	I
SPI2_SOUT	SOUT	Serial Data Out	O
SPI2_SCK	SCK	Master mode: Serial Clock (output) Slave mode: Serial Clock (input)	I/O

**Table 10-25. I<sup>2</sup>C 0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
I2C0_SCL	SCL	Bidirectional serial clock line of the I <sup>2</sup> C system.	I/O
I2C0_SDA	SDA	Bidirectional serial data line of the I <sup>2</sup> C system.	I/O

**Table 10-26. I<sup>2</sup>C 1 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
I2C1_SCL	SCL	Bidirectional serial clock line of the I <sup>2</sup> C system.	I/O
I2C1_SDA	SDA	Bidirectional serial data line of the I <sup>2</sup> C system.	I/O

**Table 10-27. UART 0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
UART0_CTS	CTS	Clear to send	I
UART0_RTS	RTS	Request to send	O
UART0_TX	TXD	Transmit data	O
UART0_RX	RXD	Receive data	I
UART0_COL	Collision	Collision detect	I

**Table 10-28. UART 1 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
UART1_CTS	CTS	Clear to send	I
UART1_RTS	RTS	Request to send	O
UART1_TX	TXD	Transmit data	O
UART1_RX	RXD	Receive data	I

**Table 10-29. UART 2 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
UART2_CTS	CTS	Clear to send	I
UART2_RTS	RTS	Request to send	O
UART2_TX	TXD	Transmit data	O
UART2_RX	RXD	Receive data	I

**Table 10-30. UART 3 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
UART3_CTS	CTS	Clear to send	I
UART3_RTS	RTS	Request to send	O
UART3_TX	TXD	Transmit data	O
UART3_RX	RXD	Receive data	I

**Table 10-31. UART 4 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
UART4_CTS	CTS	Clear to send	I
UART4_RTS	RTS	Request to send	O
UART4_TX	TXD	Transmit data	O
UART4_RX	RXD	Receive data	I

**Table 10-32. UART 5 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
UART5_CTS	CTS	Clear to send	I
UART5_RTS	RTS	Request to send	O
UART5_TX	TXD	Transmit data	O
UART5_RX	RXD	Receive data	I

**Table 10-33. SDHC Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
SDHC0_DCLK	SDHC_DCLK	Generated clock used to drive the MMC, SD, SDIO or CE-ATA cards.	O
SDHC0_CMD	SDHC_CMD	Send commands to and receive responses from the card.	I/O
SDHC0_D0	SDHC_D0	DAT0 line or busy-state detect	I/O
SDHC0_D1	SDHC_D1	8-bit mode: DAT1 line 4-bit mode: DAT1 line or interrupt detect 1-bit mode: Interrupt detect	I/O
SDHC0_D2	SDHC_D2	4-/8-bit mode: DAT2 line or read wait 1-bit mode: Read wait	I/O
SDHC0_D3	SDHC_D3	4-/8-bit mode: DAT3 line or configured as card detection pin 1-bit mode: May be configured as card detection pin	I/O

**Table 10-34. I<sup>2</sup>S0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
I2S0_MCLK	SAI_MCLK	Audio Master Clock	I/O
I2S0_RX_BCLK	SAI_RX_BCLK	Receive Bit Clock	I/O
I2S0_RX_FS	SAI_RX_SYNC	Receive Frame Sync	I/O
I2S0_RXD	SAI_RX_DATA[1:0]	Receive Data	I
I2S0_TX_BCLK	SAI_TX_BCLK	Transmit Bit Clock	I/O
I2S0_TX_FS	SAI_TX_SYNC	Transmit Frame Sync	I/O
I2S0_TXD	SAI_TX_DATA[1:0]	Transmit Data	O

**Table 10-35. I<sup>2</sup>S1 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
I2S1_MCLK	SAI_MCLK	Audio Master Clock	I/O
I2S1_RX_BCLK	SAI_RX_BCLK	Receive Bit Clock	I/O
I2S1_RX_FS	SAI_RX_SYNC	Receive Frame Sync	I/O
I2S1_RXD	SAI_RX_DATA[1:0]	Receive Data	I
I2S1_TX_BCLK	SAI_TX_BCLK	Transmit Bit Clock	I/O
I2S1_TX_FS	SAI_TX_SYNC	Transmit Frame Sync	I/O
I2S1_TXD	SAI_TX_DATA[1:0]	Transmit Data	O

## 10.4.8 Human-Machine Interfaces (HMI)

**Table 10-36. GPIO Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
PTA[31:0] <sup>1</sup>	PORTA[31:0]	General purpose input/output	I/O
PTB[31:0] <sup>1</sup>	PORTB[31:0]	General purpose input/output	I/O
PTC[31:0] <sup>1</sup>	PORTC[31:0]	General purpose input/output	I/O
PTD[31:0] <sup>1</sup>	PORTD[31:0]	General purpose input/output	I/O
PTE[31:0] <sup>1</sup>	PORTE[31:0]	General purpose input/output	I/O
PTF[31:0] <sup>1</sup>	PORTF[31:0]	General purpose input/output	I/O

1. The available GPIO pins depends on the specific package. See the signal multiplexing section for which exact GPIO signals are available.

**Table 10-37. TSI 0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
TSI0_CH[15:0]	TSI_IN[15:0]	TSI pins. Switchable driver that connects directly to the electrode pins TSI[15:0] can operate as GPIO pins	I/O



# Chapter 11

## Port control and interrupts (PORT)

### 11.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

#### 11.1.1 Overview

The port control and interrupt (PORT) module provides support for external interrupt, digital filtering and port control functions. Most functions can be configured independently for each pin in the 32-bit port and affect the pin regardless of its pin muxing state.

There is one instance of the PORT module for each port. Not all pins within each port are implemented on a specific device.

#### 11.1.2 Features

- Pin interrupt
  - Interrupt flag and enable registers for each pin
  - Supports edge sensitive (rising, falling, both) or level sensitive (low, high) configured per pin
  - Support for interrupt or DMA request configured per pin
  - Asynchronous wakeup in low-power modes
  - Pin interrupt is functional in all digital pin muxing modes
- Digital input filter
  - Digital input filter for each pin, usable by any digital peripheral muxed onto pin
  - Individual enable or bypass control bit per pin

- Selectable clock source for digital input filter with 5-bit resolution on filter size
- Digital filter is functional in all digital pin muxing modes
- Port control
  - Individual pull control registers with pullup, pulldown and pull-disable support
  - Individual drive strength register supporting high and low drive strength
  - Individual slew rate register supporting fast and slow slew rates
  - Individual input passive filter register supporting enabled and disabled
  - Individual open-drain register supporting enabled and disabled
  - Individual mux control register supporting analog (or pin disabled), GPIO plus up to six chip specific digital functions
  - Pad configuration registers are functional in all digital pin muxing modes

### **11.1.3 Modes of operation**

#### **11.1.3.1 Run mode**

In run mode, the PORT operates normally.

#### **11.1.3.2 Wait mode**

In wait mode, the PORT continues to operate normally and may be configured to exit the low power mode if an enabled interrupt is detected. DMA requests are still generated during wait mode, but do not cause an exit from the low power mode.

#### **11.1.3.3 Stop mode**

In stop mode, the digital input filters are bypassed unless they are configured to run from the 1 kHz LPO clock source. The PORT can be configured to exit the low power mode via an asynchronous wakeup signal if an enabled interrupt (but not DMA request) is detected.

#### **11.1.3.4 Debug mode**

In debug mode, the PORTx operates normally.

## 11.2 External signal description

Table 11-1. Signal properties

Name	Function	I/O	Reset	Pull
PORTx[31:0]	External interrupt	I/O	0	-

### NOTE

Not all pins within each port are implemented on each device.

## 11.3 Detailed signal descriptions

Table 11-2. PORTx interface-detailed signal descriptions

Signal	I/O	Description	
PORTx[31:0]	I/O	External interrupt.	
		State meaning	Asserted-pin is logic one. Negated-pin is logic zero.
		Timing	Assertion-may occur at any time and can assert asynchronously to the system clock. Negation-may occur at any time and can assert asynchronously to the system clock.

## 11.4 Memory map and register definition

Any read or write access to the PORT memory space that is outside the valid memory map results in a bus error. All register accesses complete with zero wait states.

### PORT memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_9000	Pin Control Register n (PORTA_PCR0)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_9004	Pin Control Register n (PORTA_PCR1)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_9008	Pin Control Register n (PORTA_PCR2)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>

Table continues on the next page...

## PORT memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_900C	Pin Control Register n (PORTA_PCR3)	32	R/W	0000_0000h	11.4.1/307
4004_9010	Pin Control Register n (PORTA_PCR4)	32	R/W	0000_0000h	11.4.1/307
4004_9014	Pin Control Register n (PORTA_PCR5)	32	R/W	0000_0000h	11.4.1/307
4004_9018	Pin Control Register n (PORTA_PCR6)	32	R/W	0000_0000h	11.4.1/307
4004_901C	Pin Control Register n (PORTA_PCR7)	32	R/W	0000_0000h	11.4.1/307
4004_9020	Pin Control Register n (PORTA_PCR8)	32	R/W	0000_0000h	11.4.1/307
4004_9024	Pin Control Register n (PORTA_PCR9)	32	R/W	0000_0000h	11.4.1/307
4004_9028	Pin Control Register n (PORTA_PCR10)	32	R/W	0000_0000h	11.4.1/307
4004_902C	Pin Control Register n (PORTA_PCR11)	32	R/W	0000_0000h	11.4.1/307
4004_9030	Pin Control Register n (PORTA_PCR12)	32	R/W	0000_0000h	11.4.1/307
4004_9034	Pin Control Register n (PORTA_PCR13)	32	R/W	0000_0000h	11.4.1/307
4004_9038	Pin Control Register n (PORTA_PCR14)	32	R/W	0000_0000h	11.4.1/307
4004_903C	Pin Control Register n (PORTA_PCR15)	32	R/W	0000_0000h	11.4.1/307
4004_9040	Pin Control Register n (PORTA_PCR16)	32	R/W	0000_0000h	11.4.1/307
4004_9044	Pin Control Register n (PORTA_PCR17)	32	R/W	0000_0000h	11.4.1/307
4004_9048	Pin Control Register n (PORTA_PCR18)	32	R/W	0000_0000h	11.4.1/307
4004_904C	Pin Control Register n (PORTA_PCR19)	32	R/W	0000_0000h	11.4.1/307
4004_9050	Pin Control Register n (PORTA_PCR20)	32	R/W	0000_0000h	11.4.1/307
4004_9054	Pin Control Register n (PORTA_PCR21)	32	R/W	0000_0000h	11.4.1/307
4004_9058	Pin Control Register n (PORTA_PCR22)	32	R/W	0000_0000h	11.4.1/307
4004_905C	Pin Control Register n (PORTA_PCR23)	32	R/W	0000_0000h	11.4.1/307
4004_9060	Pin Control Register n (PORTA_PCR24)	32	R/W	0000_0000h	11.4.1/307
4004_9064	Pin Control Register n (PORTA_PCR25)	32	R/W	0000_0000h	11.4.1/307
4004_9068	Pin Control Register n (PORTA_PCR26)	32	R/W	0000_0000h	11.4.1/307
4004_906C	Pin Control Register n (PORTA_PCR27)	32	R/W	0000_0000h	11.4.1/307
4004_9070	Pin Control Register n (PORTA_PCR28)	32	R/W	0000_0000h	11.4.1/307
4004_9074	Pin Control Register n (PORTA_PCR29)	32	R/W	0000_0000h	11.4.1/307
4004_9078	Pin Control Register n (PORTA_PCR30)	32	R/W	0000_0000h	11.4.1/307
4004_907C	Pin Control Register n (PORTA_PCR31)	32	R/W	0000_0000h	11.4.1/307
4004_9080	Global Pin Control Low Register (PORTA_GPCLR)	32	W (always reads zero)	0000_0000h	11.4.2/310
4004_9084	Global Pin Control High Register (PORTA_GPCHR)	32	W (always	0000_0000h	11.4.3/310

Table continues on the next page...

## PORT memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
			reads zero)		
4004_90A0	Interrupt Status Flag Register (PORTA_ISFR)	32	w1c	0000_0000h	<a href="#">11.4.4/311</a>
4004_90C0	Digital Filter Enable Register (PORTA_DFER)	32	R/W	0000_0000h	<a href="#">11.4.5/312</a>
4004_90C4	Digital Filter Clock Register (PORTA_DFCR)	32	R/W	0000_0000h	<a href="#">11.4.6/312</a>
4004_90C8	Digital Filter Width Register (PORTA_DFWR)	32	R/W	0000_0000h	<a href="#">11.4.7/313</a>
4004_A000	Pin Control Register n (PORTB_PCR0)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A004	Pin Control Register n (PORTB_PCR1)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A008	Pin Control Register n (PORTB_PCR2)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A00C	Pin Control Register n (PORTB_PCR3)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A010	Pin Control Register n (PORTB_PCR4)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A014	Pin Control Register n (PORTB_PCR5)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A018	Pin Control Register n (PORTB_PCR6)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A01C	Pin Control Register n (PORTB_PCR7)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A020	Pin Control Register n (PORTB_PCR8)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A024	Pin Control Register n (PORTB_PCR9)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A028	Pin Control Register n (PORTB_PCR10)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A02C	Pin Control Register n (PORTB_PCR11)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A030	Pin Control Register n (PORTB_PCR12)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A034	Pin Control Register n (PORTB_PCR13)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A038	Pin Control Register n (PORTB_PCR14)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A03C	Pin Control Register n (PORTB_PCR15)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A040	Pin Control Register n (PORTB_PCR16)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A044	Pin Control Register n (PORTB_PCR17)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A048	Pin Control Register n (PORTB_PCR18)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A04C	Pin Control Register n (PORTB_PCR19)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A050	Pin Control Register n (PORTB_PCR20)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A054	Pin Control Register n (PORTB_PCR21)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A058	Pin Control Register n (PORTB_PCR22)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A05C	Pin Control Register n (PORTB_PCR23)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A060	Pin Control Register n (PORTB_PCR24)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A064	Pin Control Register n (PORTB_PCR25)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A068	Pin Control Register n (PORTB_PCR26)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_A06C	Pin Control Register n (PORTB_PCR27)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>

Table continues on the next page...

## PORT memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_A070	Pin Control Register n (PORTB_PCR28)	32	R/W	0000_0000h	11.4.1/307
4004_A074	Pin Control Register n (PORTB_PCR29)	32	R/W	0000_0000h	11.4.1/307
4004_A078	Pin Control Register n (PORTB_PCR30)	32	R/W	0000_0000h	11.4.1/307
4004_A07C	Pin Control Register n (PORTB_PCR31)	32	R/W	0000_0000h	11.4.1/307
4004_A080	Global Pin Control Low Register (PORTB_GPCLR)	32	W (always reads zero)	0000_0000h	11.4.2/310
4004_A084	Global Pin Control High Register (PORTB_GPCHR)	32	W (always reads zero)	0000_0000h	11.4.3/310
4004_A0A0	Interrupt Status Flag Register (PORTB_ISFR)	32	w1c	0000_0000h	11.4.4/311
4004_A0C0	Digital Filter Enable Register (PORTB_DFER)	32	R/W	0000_0000h	11.4.5/312
4004_A0C4	Digital Filter Clock Register (PORTB_DFCL)	32	R/W	0000_0000h	11.4.6/312
4004_A0C8	Digital Filter Width Register (PORTB_DFWR)	32	R/W	0000_0000h	11.4.7/313
4004_B000	Pin Control Register n (PORTC_PCR0)	32	R/W	0000_0000h	11.4.1/307
4004_B004	Pin Control Register n (PORTC_PCR1)	32	R/W	0000_0000h	11.4.1/307
4004_B008	Pin Control Register n (PORTC_PCR2)	32	R/W	0000_0000h	11.4.1/307
4004_B00C	Pin Control Register n (PORTC_PCR3)	32	R/W	0000_0000h	11.4.1/307
4004_B010	Pin Control Register n (PORTC_PCR4)	32	R/W	0000_0000h	11.4.1/307
4004_B014	Pin Control Register n (PORTC_PCR5)	32	R/W	0000_0000h	11.4.1/307
4004_B018	Pin Control Register n (PORTC_PCR6)	32	R/W	0000_0000h	11.4.1/307
4004_B01C	Pin Control Register n (PORTC_PCR7)	32	R/W	0000_0000h	11.4.1/307
4004_B020	Pin Control Register n (PORTC_PCR8)	32	R/W	0000_0000h	11.4.1/307
4004_B024	Pin Control Register n (PORTC_PCR9)	32	R/W	0000_0000h	11.4.1/307
4004_B028	Pin Control Register n (PORTC_PCR10)	32	R/W	0000_0000h	11.4.1/307
4004_B02C	Pin Control Register n (PORTC_PCR11)	32	R/W	0000_0000h	11.4.1/307
4004_B030	Pin Control Register n (PORTC_PCR12)	32	R/W	0000_0000h	11.4.1/307
4004_B034	Pin Control Register n (PORTC_PCR13)	32	R/W	0000_0000h	11.4.1/307
4004_B038	Pin Control Register n (PORTC_PCR14)	32	R/W	0000_0000h	11.4.1/307
4004_B03C	Pin Control Register n (PORTC_PCR15)	32	R/W	0000_0000h	11.4.1/307
4004_B040	Pin Control Register n (PORTC_PCR16)	32	R/W	0000_0000h	11.4.1/307
4004_B044	Pin Control Register n (PORTC_PCR17)	32	R/W	0000_0000h	11.4.1/307
4004_B048	Pin Control Register n (PORTC_PCR18)	32	R/W	0000_0000h	11.4.1/307
4004_B04C	Pin Control Register n (PORTC_PCR19)	32	R/W	0000_0000h	11.4.1/307

Table continues on the next page...

## PORT memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_B050	Pin Control Register n (PORTC_PCR20)	32	R/W	0000_0000h	11.4.1/307
4004_B054	Pin Control Register n (PORTC_PCR21)	32	R/W	0000_0000h	11.4.1/307
4004_B058	Pin Control Register n (PORTC_PCR22)	32	R/W	0000_0000h	11.4.1/307
4004_B05C	Pin Control Register n (PORTC_PCR23)	32	R/W	0000_0000h	11.4.1/307
4004_B060	Pin Control Register n (PORTC_PCR24)	32	R/W	0000_0000h	11.4.1/307
4004_B064	Pin Control Register n (PORTC_PCR25)	32	R/W	0000_0000h	11.4.1/307
4004_B068	Pin Control Register n (PORTC_PCR26)	32	R/W	0000_0000h	11.4.1/307
4004_B06C	Pin Control Register n (PORTC_PCR27)	32	R/W	0000_0000h	11.4.1/307
4004_B070	Pin Control Register n (PORTC_PCR28)	32	R/W	0000_0000h	11.4.1/307
4004_B074	Pin Control Register n (PORTC_PCR29)	32	R/W	0000_0000h	11.4.1/307
4004_B078	Pin Control Register n (PORTC_PCR30)	32	R/W	0000_0000h	11.4.1/307
4004_B07C	Pin Control Register n (PORTC_PCR31)	32	R/W	0000_0000h	11.4.1/307
4004_B080	Global Pin Control Low Register (PORTC_GPCLR)	32	W (always reads zero)	0000_0000h	11.4.2/310
4004_B084	Global Pin Control High Register (PORTC_GPCHR)	32	W (always reads zero)	0000_0000h	11.4.3/310
4004_B0A0	Interrupt Status Flag Register (PORTC_ISFR)	32	w1c	0000_0000h	11.4.4/311
4004_B0C0	Digital Filter Enable Register (PORTC_DFER)	32	R/W	0000_0000h	11.4.5/312
4004_B0C4	Digital Filter Clock Register (PORTC_DFCL)	32	R/W	0000_0000h	11.4.6/312
4004_B0C8	Digital Filter Width Register (PORTC_DFWR)	32	R/W	0000_0000h	11.4.7/313
4004_C000	Pin Control Register n (PORTD_PCR0)	32	R/W	0000_0000h	11.4.1/307
4004_C004	Pin Control Register n (PORTD_PCR1)	32	R/W	0000_0000h	11.4.1/307
4004_C008	Pin Control Register n (PORTD_PCR2)	32	R/W	0000_0000h	11.4.1/307
4004_C00C	Pin Control Register n (PORTD_PCR3)	32	R/W	0000_0000h	11.4.1/307
4004_C010	Pin Control Register n (PORTD_PCR4)	32	R/W	0000_0000h	11.4.1/307
4004_C014	Pin Control Register n (PORTD_PCR5)	32	R/W	0000_0000h	11.4.1/307
4004_C018	Pin Control Register n (PORTD_PCR6)	32	R/W	0000_0000h	11.4.1/307
4004_C01C	Pin Control Register n (PORTD_PCR7)	32	R/W	0000_0000h	11.4.1/307
4004_C020	Pin Control Register n (PORTD_PCR8)	32	R/W	0000_0000h	11.4.1/307
4004_C024	Pin Control Register n (PORTD_PCR9)	32	R/W	0000_0000h	11.4.1/307
4004_C028	Pin Control Register n (PORTD_PCR10)	32	R/W	0000_0000h	11.4.1/307
4004_C02C	Pin Control Register n (PORTD_PCR11)	32	R/W	0000_0000h	11.4.1/307

Table continues on the next page...

## PORT memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_C030	Pin Control Register n (PORTD_PCR12)	32	R/W	0000_0000h	11.4.1/307
4004_C034	Pin Control Register n (PORTD_PCR13)	32	R/W	0000_0000h	11.4.1/307
4004_C038	Pin Control Register n (PORTD_PCR14)	32	R/W	0000_0000h	11.4.1/307
4004_C03C	Pin Control Register n (PORTD_PCR15)	32	R/W	0000_0000h	11.4.1/307
4004_C040	Pin Control Register n (PORTD_PCR16)	32	R/W	0000_0000h	11.4.1/307
4004_C044	Pin Control Register n (PORTD_PCR17)	32	R/W	0000_0000h	11.4.1/307
4004_C048	Pin Control Register n (PORTD_PCR18)	32	R/W	0000_0000h	11.4.1/307
4004_C04C	Pin Control Register n (PORTD_PCR19)	32	R/W	0000_0000h	11.4.1/307
4004_C050	Pin Control Register n (PORTD_PCR20)	32	R/W	0000_0000h	11.4.1/307
4004_C054	Pin Control Register n (PORTD_PCR21)	32	R/W	0000_0000h	11.4.1/307
4004_C058	Pin Control Register n (PORTD_PCR22)	32	R/W	0000_0000h	11.4.1/307
4004_C05C	Pin Control Register n (PORTD_PCR23)	32	R/W	0000_0000h	11.4.1/307
4004_C060	Pin Control Register n (PORTD_PCR24)	32	R/W	0000_0000h	11.4.1/307
4004_C064	Pin Control Register n (PORTD_PCR25)	32	R/W	0000_0000h	11.4.1/307
4004_C068	Pin Control Register n (PORTD_PCR26)	32	R/W	0000_0000h	11.4.1/307
4004_C06C	Pin Control Register n (PORTD_PCR27)	32	R/W	0000_0000h	11.4.1/307
4004_C070	Pin Control Register n (PORTD_PCR28)	32	R/W	0000_0000h	11.4.1/307
4004_C074	Pin Control Register n (PORTD_PCR29)	32	R/W	0000_0000h	11.4.1/307
4004_C078	Pin Control Register n (PORTD_PCR30)	32	R/W	0000_0000h	11.4.1/307
4004_C07C	Pin Control Register n (PORTD_PCR31)	32	R/W	0000_0000h	11.4.1/307
4004_C080	Global Pin Control Low Register (PORTD_GPCLR)	32	W (always reads zero)	0000_0000h	11.4.2/310
4004_C084	Global Pin Control High Register (PORTD_GPCHR)	32	W (always reads zero)	0000_0000h	11.4.3/310
4004_C0A0	Interrupt Status Flag Register (PORTD_ISFR)	32	w1c	0000_0000h	11.4.4/311
4004_C0C0	Digital Filter Enable Register (PORTD_DFER)	32	R/W	0000_0000h	11.4.5/312
4004_C0C4	Digital Filter Clock Register (PORTD_DFRCR)	32	R/W	0000_0000h	11.4.6/312
4004_C0C8	Digital Filter Width Register (PORTD_DFWR)	32	R/W	0000_0000h	11.4.7/313
4004_D000	Pin Control Register n (PORTE_PCR0)	32	R/W	0000_0000h	11.4.1/307
4004_D004	Pin Control Register n (PORTE_PCR1)	32	R/W	0000_0000h	11.4.1/307
4004_D008	Pin Control Register n (PORTE_PCR2)	32	R/W	0000_0000h	11.4.1/307
4004_D00C	Pin Control Register n (PORTE_PCR3)	32	R/W	0000_0000h	11.4.1/307

Table continues on the next page...

## PORT memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_D010	Pin Control Register n (PORTE_PCR4)	32	R/W	0000_0000h	11.4.1/307
4004_D014	Pin Control Register n (PORTE_PCR5)	32	R/W	0000_0000h	11.4.1/307
4004_D018	Pin Control Register n (PORTE_PCR6)	32	R/W	0000_0000h	11.4.1/307
4004_D01C	Pin Control Register n (PORTE_PCR7)	32	R/W	0000_0000h	11.4.1/307
4004_D020	Pin Control Register n (PORTE_PCR8)	32	R/W	0000_0000h	11.4.1/307
4004_D024	Pin Control Register n (PORTE_PCR9)	32	R/W	0000_0000h	11.4.1/307
4004_D028	Pin Control Register n (PORTE_PCR10)	32	R/W	0000_0000h	11.4.1/307
4004_D02C	Pin Control Register n (PORTE_PCR11)	32	R/W	0000_0000h	11.4.1/307
4004_D030	Pin Control Register n (PORTE_PCR12)	32	R/W	0000_0000h	11.4.1/307
4004_D034	Pin Control Register n (PORTE_PCR13)	32	R/W	0000_0000h	11.4.1/307
4004_D038	Pin Control Register n (PORTE_PCR14)	32	R/W	0000_0000h	11.4.1/307
4004_D03C	Pin Control Register n (PORTE_PCR15)	32	R/W	0000_0000h	11.4.1/307
4004_D040	Pin Control Register n (PORTE_PCR16)	32	R/W	0000_0000h	11.4.1/307
4004_D044	Pin Control Register n (PORTE_PCR17)	32	R/W	0000_0000h	11.4.1/307
4004_D048	Pin Control Register n (PORTE_PCR18)	32	R/W	0000_0000h	11.4.1/307
4004_D04C	Pin Control Register n (PORTE_PCR19)	32	R/W	0000_0000h	11.4.1/307
4004_D050	Pin Control Register n (PORTE_PCR20)	32	R/W	0000_0000h	11.4.1/307
4004_D054	Pin Control Register n (PORTE_PCR21)	32	R/W	0000_0000h	11.4.1/307
4004_D058	Pin Control Register n (PORTE_PCR22)	32	R/W	0000_0000h	11.4.1/307
4004_D05C	Pin Control Register n (PORTE_PCR23)	32	R/W	0000_0000h	11.4.1/307
4004_D060	Pin Control Register n (PORTE_PCR24)	32	R/W	0000_0000h	11.4.1/307
4004_D064	Pin Control Register n (PORTE_PCR25)	32	R/W	0000_0000h	11.4.1/307
4004_D068	Pin Control Register n (PORTE_PCR26)	32	R/W	0000_0000h	11.4.1/307
4004_D06C	Pin Control Register n (PORTE_PCR27)	32	R/W	0000_0000h	11.4.1/307
4004_D070	Pin Control Register n (PORTE_PCR28)	32	R/W	0000_0000h	11.4.1/307
4004_D074	Pin Control Register n (PORTE_PCR29)	32	R/W	0000_0000h	11.4.1/307
4004_D078	Pin Control Register n (PORTE_PCR30)	32	R/W	0000_0000h	11.4.1/307
4004_D07C	Pin Control Register n (PORTE_PCR31)	32	R/W	0000_0000h	11.4.1/307
4004_D080	Global Pin Control Low Register (PORTE_GPCLR)	32	W (always reads zero)	0000_0000h	11.4.2/310
4004_D084	Global Pin Control High Register (PORTE_GPCHR)	32	W (always reads zero)	0000_0000h	11.4.3/310

Table continues on the next page...

## PORT memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_D0A0	Interrupt Status Flag Register (PORTE_ISFR)	32	w1c	0000_0000h	<a href="#">11.4.4/311</a>
4004_D0C0	Digital Filter Enable Register (PORTE_DFER)	32	R/W	0000_0000h	<a href="#">11.4.5/312</a>
4004_D0C4	Digital Filter Clock Register (PORTE_DFCR)	32	R/W	0000_0000h	<a href="#">11.4.6/312</a>
4004_D0C8	Digital Filter Width Register (PORTE_DFWR)	32	R/W	0000_0000h	<a href="#">11.4.7/313</a>
4004_E000	Pin Control Register n (PORTF_PCR0)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E004	Pin Control Register n (PORTF_PCR1)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E008	Pin Control Register n (PORTF_PCR2)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E00C	Pin Control Register n (PORTF_PCR3)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E010	Pin Control Register n (PORTF_PCR4)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E014	Pin Control Register n (PORTF_PCR5)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E018	Pin Control Register n (PORTF_PCR6)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E01C	Pin Control Register n (PORTF_PCR7)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E020	Pin Control Register n (PORTF_PCR8)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E024	Pin Control Register n (PORTF_PCR9)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E028	Pin Control Register n (PORTF_PCR10)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E02C	Pin Control Register n (PORTF_PCR11)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E030	Pin Control Register n (PORTF_PCR12)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E034	Pin Control Register n (PORTF_PCR13)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E038	Pin Control Register n (PORTF_PCR14)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E03C	Pin Control Register n (PORTF_PCR15)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E040	Pin Control Register n (PORTF_PCR16)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E044	Pin Control Register n (PORTF_PCR17)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E048	Pin Control Register n (PORTF_PCR18)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E04C	Pin Control Register n (PORTF_PCR19)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E050	Pin Control Register n (PORTF_PCR20)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E054	Pin Control Register n (PORTF_PCR21)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E058	Pin Control Register n (PORTF_PCR22)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E05C	Pin Control Register n (PORTF_PCR23)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E060	Pin Control Register n (PORTF_PCR24)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E064	Pin Control Register n (PORTF_PCR25)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E068	Pin Control Register n (PORTF_PCR26)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E06C	Pin Control Register n (PORTF_PCR27)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>
4004_E070	Pin Control Register n (PORTF_PCR28)	32	R/W	0000_0000h	<a href="#">11.4.1/307</a>

Table continues on the next page...

## PORT memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_E074	Pin Control Register n (PORTF_PCR29)	32	R/W	0000_0000h	11.4.1/307
4004_E078	Pin Control Register n (PORTF_PCR30)	32	R/W	0000_0000h	11.4.1/307
4004_E07C	Pin Control Register n (PORTF_PCR31)	32	R/W	0000_0000h	11.4.1/307
4004_E080	Global Pin Control Low Register (PORTF_GPCLR)	32	W (always reads zero)	0000_0000h	11.4.2/310
4004_E084	Global Pin Control High Register (PORTF_GPCHR)	32	W (always reads zero)	0000_0000h	11.4.3/310
4004_E0A0	Interrupt Status Flag Register (PORTF_ISFR)	32	w1c	0000_0000h	11.4.4/311
4004_E0C0	Digital Filter Enable Register (PORTF_DFER)	32	R/W	0000_0000h	11.4.5/312
4004_E0C4	Digital Filter Clock Register (PORTF_DFCR)	32	R/W	0000_0000h	11.4.6/312
4004_E0C8	Digital Filter Width Register (PORTF_DFWR)	32	R/W	0000_0000h	11.4.7/313

## 11.4.1 Pin Control Register n (PORTx\_PCRn)

## NOTE

For PCR1 to PCR5 of the port A, bit 0, 1, 6, 8, 9,10 reset to 1; for the PCR0 of the port A, bit 1, 6, 8, 9, 10 reset to 1; in other conditions, all bits reset to 0.

Addresses: 4004\_9000h base + 0h offset + (4d × n), where n = 0d to 31d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0							ISF	0				IRQC				JK	0				MUX				0	DSE	ODE	PFE	0	SRE	PE	PS
W								w1c									JK										DSE	ODE	PFE		SRE	PE	PS
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## PORTx\_PCRn field descriptions

Field	Description
31–25 Reserved	This read-only field is reserved and always has the value zero.
24 ISF	Interrupt Status Flag The pin interrupt configuration is valid in all digital pin muxing modes.

Table continues on the next page...

## PORTx\_PCRn field descriptions (continued)

Field	Description
	<p>0 Configured interrupt has not been detected.</p> <p>1 Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately.</p>
23–20 Reserved	This read-only field is reserved and always has the value zero.
19–16 IRQC	<p>Interrupt Configuration</p> <p>The pin interrupt configuration is valid in all digital pin muxing modes. The corresponding pin is configured to generate interrupt / DMA Request as follows:</p> <p>0000 Interrupt/DMA Request disabled.  0001 DMA Request on rising edge.  0010 DMA Request on falling edge.  0011 DMA Request on either edge.  0100 Reserved.  1000 Interrupt when logic zero.  1001 Interrupt on rising edge.  1010 Interrupt on falling edge.  1011 Interrupt on either edge.  1100 Interrupt when logic one.  Others Reserved.</p>
15 LK	<p>Lock Register</p> <p>0 Pin Control Register bits [15:0] are not locked.  1 Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset.</p>
14–11 Reserved	This read-only field is reserved and always has the value zero.
10–8 MUX	<p>Pin Mux Control</p> <p>The corresponding pin is configured as follows:</p> <p>000 Pin Disabled (Analog).  001 Alternative 1 (GPIO).  010 Alternative 2 (chip specific).  011 Alternative 3 (chip specific).  100 Alternative 4 (chip specific).  101 Alternative 5 (chip specific).  110 Alternative 6 (chip specific).  111 Alternative 7 (chip specific / JTAG / NMI).</p>
7 Reserved	This read-only field is reserved and always has the value zero.
6 DSE	<p>Drive Strength Enable</p> <p>Drive Strength configuration is valid in all digital pin muxing modes.</p>

*Table continues on the next page...*

**PORTx\_PCRn field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	<p>0 Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</p> <p>1 High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</p>
5 ODE	<p>Open Drain Enable</p> <p>Open Drain configuration is valid in all digital pin muxing modes.</p> <p>0 Open Drain output is disabled on the corresponding pin.</p> <p>1 Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output.</p>
4 PFE	<p>Passive Filter Enable</p> <p>Passive Filter configuration is valid in all digital pin muxing modes.</p> <p>0 Passive Input Filter is disabled on the corresponding pin.</p> <p>1 Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin.</p>
3 Reserved	This read-only field is reserved and always has the value zero.
2 SRE	<p>Slew Rate Enable</p> <p>Slew Rate configuration is valid in all digital pin muxing modes.</p> <p>0 Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output.</p> <p>1 Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output.</p>
1 PE	<p>Pull Enable</p> <p>Pull configuration is valid in all digital pin muxing modes.</p> <p>0 Internal pull-up or pull-down resistor is not enabled on the corresponding pin.</p> <p>1 Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input.</p>
0 PS	<p>Pull Select</p> <p>Pull configuration is valid in all digital pin muxing modes.</p> <p>0 Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set.</p> <p>1 Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set.</p>

### 11.4.2 Global Pin Control Low Register (PORTx\_GPCLR)

Addresses: PORTA\_GPCLR is 4004\_9000h base + 80h offset = 4004\_9080h  
 PORTB\_GPCLR is 4004\_A000h base + 80h offset = 4004\_A080h  
 PORTC\_GPCLR is 4004\_B000h base + 80h offset = 4004\_B080h  
 PORTD\_GPCLR is 4004\_C000h base + 80h offset = 4004\_C080h  
 PORTE\_GPCLR is 4004\_D000h base + 80h offset = 4004\_D080h  
 PORTF\_GPCLR is 4004\_E000h base + 80h offset = 4004\_E080h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																0															
W	GPWE																GPWD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PORTx\_GPCLR field descriptions

Field	Description
31–16 GPWE	Global Pin Write Enable  When set, causes bits [15:0] of the corresponding Pin Control Register (15 through 0) to update with the value in the Global Pin Write Data field.
15–0 GPWD	Global Pin Write Data  Value to be written to bits [15:0] of all Pin Control Registers that are enabled by the Global Pin Write Enable field, provided the corresponding register has not been locked.

### 11.4.3 Global Pin Control High Register (PORTx\_GPCHR)

Addresses: PORTA\_GPCHR is 4004\_9000h base + 84h offset = 4004\_9084h  
 PORTB\_GPCHR is 4004\_A000h base + 84h offset = 4004\_A084h  
 PORTC\_GPCHR is 4004\_B000h base + 84h offset = 4004\_B084h  
 PORTD\_GPCHR is 4004\_C000h base + 84h offset = 4004\_C084h  
 PORTE\_GPCHR is 4004\_D000h base + 84h offset = 4004\_D084h  
 PORTF\_GPCHR is 4004\_E000h base + 84h offset = 4004\_E084h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																0															
W	GPWE																GPWD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PORTx\_GPCHR field descriptions

Field	Description
31–16 GPWE	Global Pin Write Enable

Table continues on the next page...

**PORTx\_GPCHR field descriptions (continued)**

Field	Description
	When set, causes bits [15:0] of the corresponding Pin Control Register (31 through 16) to update with the value in the Global Pin Write Data field.
15–0 GPWD	Global Pin Write Data  Value to be written to bits [15:0] of all Pin Control Registers that are enabled by the Global Pin Write Enable field, provided the corresponding register has not been locked.

**11.4.4 Interrupt Status Flag Register (PORTx\_ISFR)**

The pin interrupt configuration is valid in all digital pin muxing modes. The Interrupt Status Flag for each pin is also visible in the corresponding Pin Control Register, and each flag can be cleared in either location.

Addresses: PORTA\_ISFR is 4004\_9000h base + A0h offset = 4004\_90A0h

PORTB\_ISFR is 4004\_A000h base + A0h offset = 4004\_A0A0h

PORTC\_ISFR is 4004\_B000h base + A0h offset = 4004\_B0A0h

PORTD\_ISFR is 4004\_C000h base + A0h offset = 4004\_C0A0h

PORTE\_ISFR is 4004\_D000h base + A0h offset = 4004\_D0A0h

PORTF\_ISFR is 4004\_E000h base + A0h offset = 4004\_E0A0h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																	ISF															
W																	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**PORTx\_ISFR field descriptions**

Field	Description
31–0 ISF	Interrupt Status Flag  Each bit in the field indicates the detection of the configured interrupt of the same number as the bit.  0 Configured interrupt has not been detected. 1 Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared.

### 11.4.5 Digital Filter Enable Register (PORTx\_DFER)

Addresses: PORTA\_DFER is 4004\_9000h base + C0h offset = 4004\_90C0h  
 PORTB\_DFER is 4004\_A000h base + C0h offset = 4004\_A0C0h  
 PORTC\_DFER is 4004\_B000h base + C0h offset = 4004\_B0C0h  
 PORTD\_DFER is 4004\_C000h base + C0h offset = 4004\_C0C0h  
 PORTE\_DFER is 4004\_D000h base + C0h offset = 4004\_D0C0h  
 PORTF\_DFER is 4004\_E000h base + C0h offset = 4004\_E0C0h




#### PORTx\_DFER field descriptions

Field	Description
31–0 DFE	<p>Digital Filter Enable</p> <p>The digital filter configuration is valid in all digital pin muxing modes. The output of each digital filter is reset to zero at system reset and whenever the digital filter is disabled.</p> <p>0 Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero. Each bit in the field enables the digital filter of the same number as the bit.</p> <p>1 Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input.</p>

### 11.4.6 Digital Filter Clock Register (PORTx\_DFRCR)

Addresses: PORTA\_DFRCR is 4004\_9000h base + C4h offset = 4004\_90C4h  
 PORTB\_DFRCR is 4004\_A000h base + C4h offset = 4004\_A0C4h  
 PORTC\_DFRCR is 4004\_B000h base + C4h offset = 4004\_B0C4h  
 PORTD\_DFRCR is 4004\_C000h base + C4h offset = 4004\_C0C4h  
 PORTE\_DFRCR is 4004\_D000h base + C4h offset = 4004\_D0C4h  
 PORTF\_DFRCR is 4004\_E000h base + C4h offset = 4004\_E0C4h



**PORTx\_DFCR field descriptions**

Field	Description
31–1 Reserved	This read-only field is reserved and always has the value zero.
0 CS	<p>Clock Source</p> <p>The digital filter configuration is valid in all digital pin muxing modes. Configures the clock source for the digital input filters. Changing the filter clock source should only be done after disabling all enabled digital filters.</p> <p>0 Digital Filters are clocked by the bus clock. 1 Digital Filters are clocked by the 1 kHz LPO clock.</p>

**11.4.7 Digital Filter Width Register (PORTx\_DFWR)**

The digital filter configuration is valid in all digital pin muxing modes.

Addresses: PORTA\_DFWR is 4004\_9000h base + C8h offset = 4004\_90C8h

PORTB\_DFWR is 4004\_A000h base + C8h offset = 4004\_A0C8h

PORTC\_DFWR is 4004\_B000h base + C8h offset = 4004\_B0C8h

PORTD\_DFWR is 4004\_C000h base + C8h offset = 4004\_C0C8h

PORTE\_DFWR is 4004\_D000h base + C8h offset = 4004\_D0C8h

PORTF\_DFWR is 4004\_E000h base + C8h offset = 4004\_E0C8h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																FILT															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**PORTx\_DFWR field descriptions**

Field	Description
31–5 Reserved	This read-only field is reserved and always has the value zero.
4–0 FILT	<p>Filter Length</p> <p>The digital filter configuration is valid in all digital pin muxing modes. Configures the maximum size of the glitches (in clock cycles) the digital filter absorbs for enabled digital filters. Glitches that are longer than this register setting (in clock cycles) will pass through the digital filter, while glitches that are equal to or less than this register setting (in clock cycles) will be filtered. Changing the filter length should only be done after disabling all enabled filters.</p>

## 11.5 Functional description

### 11.5.1 Pin control

Each port pin has a corresponding Pin Control Register `PORT_PCRn` associated with it.

The upper half of the Pin Control Register configures the pin's capability to either interrupt the CPU or request a DMA transfer, on a rising/falling edge or both edges as well as a logic level occurring on the port pin. It also includes a flag to indicate that an interrupt has occurred.

The lower half of the pin control register configures the following functions for each pin within the 32-bit port.

- Pullup or pulldown enable
- Drive strength and slew rate configuration
- Open drain enable
- Passive input filter enable
- Pin muxing mode

These functions apply across all digital pin muxing modes and individual peripherals do not override the configuration in this register (for example, if an I<sup>2</sup>C function is enabled on a pin then that does not override the pullup or open drain configuration for that pin).

When the pin muxing mode is configured for disabled (analog), then the all digital functions on that pin are disabled. This includes the pullup and pulldown enables, digital output buffer enable, digital input buffer enable and passive filter enable.

A lock bit also exists that allows the configuration for each pin to be locked until the next system reset. Once locked, writes to the lower half of that pin control register are ignored, although a bus error is not generated on an attempted write to a locked register.

The configuration of each pin control register is retained when the PORT module is disabled.

### 11.5.2 Global pin control

The two global pin control registers allow a single register write to update the lower half of the pin control register on up to sixteen pins, all with the same value. Registers that are locked cannot be written using the global pin control registers.

The global pin control registers are designed to enable software to quickly configure multiple pins within the one port for the same peripheral function. Note however that interrupt functions are unable to be configured using the global pin control registers.

The global pin control registers are write only registers, that always read as zero.

### 11.5.3 External interrupts

The external interrupt capability of the PORT module are available in all digital pin muxing modes provided the PORT module is enabled.

Each pin can be individually configured for any of the following external interrupt modes:

- Interrupt disabled (default out of reset)
- Active high level sensitive interrupt
- Active low level sensitive interrupt
- Rising edge sensitive interrupt
- Falling edge sensitive interrupt
- Rising and falling edge sensitive interrupt
- Rising edge sensitive DMA request
- Falling edge sensitive DMA request
- Rising and falling edge sensitive DMA request

The interrupt status flag is set when the configured edge or level is detected on the output of the digital filter (if enabled) or pin (if digital filter is bypassed). When not in stop mode, the input is first synchronized to the bus clock to detect the configured level or edge transition.

The PORT module generates a single interrupt that asserts when the interrupt status flag is set for any enabled interrupt for that port. The interrupt negates once the interrupt status flags for all enabled interrupts have been cleared by writing a logic 0 to the ISF flag in the PORT\_PCRn register.

The PORT module generates a single DMA request that asserts when the interrupt status flag is set for any enabled DMA request in that port. The DMA request negates once the DMA transfer has been completed, since that clears the interrupt status flags for all enabled DMA requests.

During stop mode, the interrupt status flag for any enabled interrupt (but not DMA request) will asynchronously set if the required level or edge is detected. This also generates an asynchronous wakeup signal to exit the low power mode.

## 11.5.4 Digital filter

The digital filter capabilities of the PORT module are available in all digital pin muxing modes provided the PORT module is enabled.

The clock used for all digital filters within the one port can be configured between the bus clock or the 1 kHz LPO clock. This selection should be changed only when all digital filters for that port are disabled. If the digital filters for a port are configured to use the bus clock, then the digital filters are bypassed (and do not update) during stop mode.

The filter width in clock size is the same for all enabled digital filters within the one port and should be changed only when all digital filters for that port are disabled.

The output of each digital filter is logic zero after system reset and whenever a digital filter is disabled. Once a digital filter is enabled, the input is synchronized to the filter clock (either the bus clock or the 1 kHz LPO clock). If the synchronized input and the output of the digital filter remain different for a number of filter clock cycles equal to the filter width register configuration, then the output of the digital filter updates to equal the synchronized filter input.

The minimum latency through a digital filter equals two or three filter clock cycles plus the filter width configuration register.

# Chapter 12

## System integration module (SIM)

### 12.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The system integration module (SIM) provides system control and chip configuration registers.

#### 12.1.1 Features

- Configuration for system clocking
  - Clock source selection for ESDHC, I<sup>2</sup>S, Ethernet timestamp, NFC, USB, and PLL/FLL source
  - System clock divide values
  - NFC, I<sup>2</sup>S, and USB clock divide values
- Architectural clock gating control
- Flash configuration
- USB regulator configuration
- RAM repair control
- Flextimer external clock and fault source selection
- UART0 and UART1 receive/transmit source selection/configuration

#### 12.1.2 Modes of operation

- Run mode
- Sleep mode
- Deep sleep mode
- VLLS mode

## 12.2 Memory Map and Registers

### NOTE

The SIM\_SOPT1 and SIM\_SOPT1CFG register sare located at a different base address than the other SIM registers.

### SIM memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_7000	System Options Register 1 (SIM_SOPT1)	32	R/W	<a href="#">See section</a>	<a href="#">12.2.1/319</a>
4004_7004	SOPT1 Configuration Register (SIM_SOPT1CFG)	32	R/W	0000_0000h	<a href="#">12.2.2/321</a>
4004_8004	System Options Register 2 (SIM_SOPT2)	32	R/W	4400_1004h	<a href="#">12.2.3/322</a>
4004_800C	System Options Register 4 (SIM_SOPT4)	32	R/W	0000_0000h	<a href="#">12.2.4/325</a>
4004_8010	System Options Register 5 (SIM_SOPT5)	32	R/W	<a href="#">See section</a>	<a href="#">12.2.5/328</a>
4004_8014	System Options Register 6 (SIM_SOPT6)	32	R/W	0000_0000h	<a href="#">12.2.6/329</a>
4004_8018	System Options Register 7 (SIM_SOPT7)	32	R/W	0000_0000h	<a href="#">12.2.7/330</a>
4004_8024	System Device Identification Register (SIM_SDID)	32	R	<a href="#">See section</a>	<a href="#">12.2.8/333</a>
4004_8028	System Clock Gating Control Register 1 (SIM_SCGC1)	32	R/W	0000_0000h	<a href="#">12.2.9/334</a>
4004_802C	System Clock Gating Control Register 2 (SIM_SCGC2)	32	R/W	0000_0000h	<a href="#">12.2.10/335</a>
4004_8030	System Clock Gating Control Register 3 (SIM_SCGC3)	32	R/W	0000_0000h	<a href="#">12.2.11/336</a>
4004_8034	System Clock Gating Control Register 4 (SIM_SCGC4)	32	R/W	F010_0030h	<a href="#">12.2.12/338</a>
4004_8038	System Clock Gating Control Register 5 (SIM_SCGC5)	32	R/W	0004_0180h	<a href="#">12.2.13/340</a>
4004_803C	System Clock Gating Control Register 6 (SIM_SCGC6)	32	R/W	4000_0001h	<a href="#">12.2.14/342</a>
4004_8040	System Clock Gating Control Register 7 (SIM_SCGC7)	32	R/W	0000_0007h	<a href="#">12.2.15/344</a>
4004_8044	System Clock Divider Register 1 (SIM_CLKDIV1)	32	R/W	<a href="#">See section</a>	<a href="#">12.2.16/345</a>
4004_8048	System Clock Divider Register 2 (SIM_CLKDIV2)	32	R/W	0000_0000h	<a href="#">12.2.17/347</a>
4004_804C	Flash Configuration Register 1 (SIM_FCFG1)	32	R/W	<a href="#">See section</a>	<a href="#">12.2.18/348</a>
4004_8050	Flash Configuration Register 2 (SIM_FCFG2)	32	R	<a href="#">See section</a>	<a href="#">12.2.19/350</a>

Table continues on the next page...

## SIM memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_8054	Unique Identification Register High (SIM_UIDH)	32	R	Undefined	12.2.20/ 351
4004_8058	Unique Identification Register Mid-High (SIM_UIDMH)	32	R	Undefined	12.2.21/ 351
4004_805C	Unique Identification Register Mid Low (SIM_UIDML)	32	R	Undefined	12.2.22/ 352
4004_8060	Unique Identification Register Low (SIM_UIDL)	32	R	Undefined	12.2.23/ 352
4004_8068	System Clock Divider Register 4 (SIM_CLKDIV4)	32	R/W	0000_0002h	12.2.24/ 353
4004_806C	Misc Control Register (SIM_MCR)	32	R/W	0000_0000h	12.2.25/ 354

## 12.2.1 System Options Register 1 (SIM\_SOPT1)

## NOTE

The SOPT1 register is only reset on POR or LVD.

Address: SIM\_SOPT1 is 4004\_7000h base + 0h offset = 4004\_7000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	USBREGEN	USBSSTBY	USBVSTBY	0										OSC32KSEL	0	
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RAMSIZE			0	0	0	0									
W																
Reset	1	0	0	1	0	0	0	0	0	0	0	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

## SIM\_SOPT1 field descriptions

Field	Description
31 USBREGEN	USB voltage regulator enable

Table continues on the next page...

## SIM\_SOPT1 field descriptions (continued)

Field	Description
	Controls whether the USB voltage regulator is enabled. This bit can only be written when the SOPT1CFG[URWE] bit is set.  0 USB voltage regulator is disabled. 1 USB voltage regulator is enabled
30 USBSSTBY	USB voltage regulator in standby mode during Stop, VLPS, LLS or VLLS  Controls whether the USB voltage regulator is placed in standby mode during Stop, VLPS, LLS and VLLS modes. This bit can only be written when the SOPT1CFG[USSWE] bit is set.  0 USB voltage regulator not in standby during Stop, VLPS, LLS and VLLS modes. 1 USB voltage regulator in standby during Stop, VLPS, LLS and VLLS modes.
29 USBVSTBY	USB voltage regulator in standby mode during VLPR or VLPW  Controls whether the USB voltage regulator is placed in standby mode during VLPR and VLPW modes. This bit can only be written when the SOPT1CFG[UVSWE] bit is set.  0 USB voltage regulator not in standby during VLPR and VLPW modes. 1 USB voltage regulator in standby during VLPR and VLPW modes.
28–20 Reserved	This read-only field is reserved and always has the value zero.
19 OSC32KSEL	32 kHz oscillator clock select  Selects either the system oscillator or RTC oscillator as the 32 kHz clock source (ERCLK32K). This bit is reset only for POR/LVD.  0 System oscillator (OSC32KCLK) 1 RTC oscillator
18–16 Reserved	This read-only field is reserved and always has the value zero.
15–12 RAMSIZE	RAM size  This field specifies the amount of system RAM available on the device.  0000 Undefined 0001 Undefined 0010 Undefined 0011 Undefined 0100 Undefined 0101 Undefined 0110 Undefined 0111 Undefined 1000 Undefined 1001 128 KB 1010 Undefined 1011 Undefined 1100 Undefined 1101 Undefined

Table continues on the next page...

**SIM\_SOPT1 field descriptions (continued)**

Field	Description
	1110 Undefined 1111 Undefined
11–10 Reserved	This read-only field is reserved and always has the value zero.
9–8 Reserved	This read-only field is reserved and always has the value zero.
7–6 Reserved	This read-only field is reserved and always has the value zero.
5–0 Reserved	This read-only field is reserved and always has the value zero.

**12.2.2 SOPT1 Configuration Register (SIM\_SOPT1CFG)**

Address: SIM\_SOPT1CFG is 4004\_7000h base + 4h offset = 4004\_7004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0						USSWE	UVSWE	URWE	0																						
W	0						USSWE	UVSWE	URWE	0																						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**SIM\_SOPT1CFG field descriptions**

Field	Description
31–27 Reserved	This read-only field is reserved and always has the value zero.
26 USSWE	USB voltage regulator stop standby write enable  Writing one to this bit allows the SOPT1[USBSSTBY] bit to be written. This register bit clears after a write to SOPT1[USBSSTBY].  0 SOPT1[USBSSTBY] cannot be written. 1 SOPT1[USBSSTBY] can be written.
25 UVSWE	USB voltage regulator VLP standby write enable  Writing one to this bit allows the SOPT1[USBVSTBY] bit to be written. This register bit clears after a write to SOPT1[USBVSTBY].  0 SOPT1[USBVSTBY] cannot be written. 1 SOPT1[USBVSTBY] can be written.
24 URWE	USB voltage regulator enable write enable  Writing one to this bit allows the SOPT1[USBREGEN] bit to be written. This register bit clears after a write to SOPT1[USBREGEN].


*Table continues on the next page...*

**SIM\_SOPT1CFG field descriptions (continued)**

Field	Description
	0 SOPT1[USBREGEN] cannot be written. 1 SOPT1[USBREGEN] can be written.
23–0 Reserved	This read-only field is reserved and always has the value zero.

**12.2.3 System Options Register 2 (SIM\_SOPT2)**

Address: SIM\_SOPT2 is 4004\_7000h base + 1004h offset = 4004\_8004h



**SIM\_SOPT2 field descriptions**

Field	Description
31–30 NFCSRC	NFC Flash clock source select Selects the the clock divider source for NFC flash clock .  00 Bus clock 01 MCGPLL0CLK 10 MCGPLL1CLK 11 OSC0ERCLK
29–28 ESDHCSRC	ESDHC perclk source select Selects the clock source for the ESDHC clock .  00 Core/system clock 01 MCGPLLCLK/MCGFLLCLK selected by PLLFLLSEL[1:0] 10 OSC0ERCLK 11 External bypass clock (PTD11)

Table continues on the next page...

**SIM\_SOPT2 field descriptions (continued)**

Field	Description
27–26 Reserved	This read-only field is reserved and always has the value zero.
25–24 Reserved	This read-only field is reserved and always has the value zero.
23–22 USBFSRC	USB FS clock source select Selects the clock source for the USB 48 MHz clock.  00 MCGPLLCLK/MCGFLLCLK selected by PLLFLLSEL[1:0] 01 MCGPLL0CLK 10 MCGPLL1CLK 11 OSC0ERCLK
21–20 TIMESRC	Ethernet timestamp clock source select Selects the clock source for the Ethernet timestamp clock.  00 System platform clock 01 MCGPLLCLK/MCGFLLCLK selected by PLLFLLSEL[1:0] 10 OSC0ERCLK 11 External bypass clock (PTE26)
19 Reserved	This read-only field is reserved and always has the value zero.
18 USBF_CLKSEL	USB FS clock select Selects clock divider output or bypass clock.  0 External bypass clock (PTE26) 1 Clock divider USB FS clock
17–16 PLLFLLSEL	PLL/FLL clock select Selects the MCGPLLCLK or MCGFLLCLK clock for various peripheral clocking options.  00 MCGFLLCLK 01 MCGPLL0CLK 10 MCGPLL1CLK 11 System Platform clock
15 NFC_CLKSEL	NFC Flash clock select  0 Clock divider NFC clock 1 EXTAL1 clock.
14 Reserved	This read-only field is reserved and always has the value zero.
13 Reserved	This read-only field is reserved and always has the value zero.
12 TRACECLKSEL	Debug trace clock select Selects either the core/system clock or PLL clock as the trace clock source.

*Table continues on the next page...*

## SIM\_SOPT2 field descriptions (continued)

Field	Description
	0 MCGCLKOUT 1 Core/system clock
11 CMTUARTPAD	CMT/UART pad drive strength  Controls the output drive strength of the CMT IRO signal or UART0_TXD signal on PTD7 pin by selecting either one or two pads to drive it.  0 Single-pad drive strength for CMT IRO or UART0_TXD. 1 Dual-pad drive strength for CMT IRO or UART0_TXD.
10 Reserved	This read-only field is reserved and always has the value zero.
9–8 FBSL	Flexbus security level  If security is enabled, then this field affects what CPU operations can access off-chip via the FlexBus and DDR controller interfaces. This field has no effect if security is not enabled.  00 All off-chip accesses (op code and data) via the FlexBus and DDR controller are disallowed. 10 Off-chip op code accesses are disallowed. Data accesses are allowed. 11 Off-chip op code accesses and data accesses are allowed.
7–5 CLKOUTSEL	Clock out select  Selects what internal clock to output on CLKOUT pin.  000 FlexBus clock (reset value) 001 Reserved 010 Flash ungated clock 011 LPO clock (1 kHz) 100 MCGIRCLK 101 RTC 32 kHz clock 110 OSC0ERCLK 111 OSC1ERCLK
4 RTCCLKOUTSEL	RTC clock out select  Selects either the RTC 32 kHz clock or the RTC 1 Hz clock for the clock to the RTC CLKOUT pin (PTE26). PTE26 must be configured for the RTC CLKOUT function.  0 RTC 1 Hz clock drives RTC CLKOUT. 1 RTC 32 kHz oscillator drives RTC CLKOUT.
3–2 USBHSRC	USB HS clock source select  Selects the clock source before clock divider for the USB 60 MHz clock.  00 Bus clock 01 MCGPLL0CLK 10 MCGPLL1CLK 11 OSC0ERCLK
1–0 Reserved	This read-only field is reserved and always has the value zero.

## 12.2.4 System Options Register 4 (SIM\_SOPT4)

Address: SIM\_SOPT4 is 4004\_7000h base + 100Ch offset = 4004\_800Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									0							0
W	FTM3TRG1SRC	FTM3TRG0SRC	FTM0TRG1SRC	FTM0TRG0SRC	FTM3CLKSEL	FTM2CLKSEL	FTM1CLKSEL	FTM0CLKSEL				FTM2CH0SRC		FTM1CH0SRC		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R		0														
W				FTM3FLT0				FTM2FLT0				FTM1FLT0	FTM0FLT3	FTM0FLT2	FTM0FLT1	FTM0FLT0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SIM\_SOPT4 field descriptions

Field	Description
31 FTM3TRG1SRC	FlexTimer 3 hardware trigger 1 source select Selects the source of FTM3 hardware trigger 1. 0 PDB output trigger 3 drives FTM3 hardware trigger 1. 1 FTM2 channel match trigger drives FTM3 hardware trigger 1.
30 FTM3TRG0SRC	FlexTimer 3 hardware trigger 0 source select Selects the source of FTM3 hardware trigger 0. 0 CMP3 OUT drives FTM3 hardware trigger 0. 1 FTM1 channel match trigger drives FTM3 hardware trigger 0.
29 FTM0TRG1SRC	FlexTimer 0 hardware trigger 1 source select Selects the source of FTM0 hardware trigger 1. 0 PDB output trigger 1 drives FTM0 hardware trigger 1. 1 FTM2 channel match trigger drives FTM0 hardware trigger 1.
28 FTM0TRG0SRC	FlexTimer 0 hardware trigger 0 source select Selects the source of FTM0 hardware trigger 0. 0 CMP0 OUT drives FTM0 hardware trigger 0. 1 FTM1 channel match trigger drives FTM0 hardware trigger 0.
27 FTM3CLKSEL	FlexTimer 3 external clock pin select

Table continues on the next page...

## SIM\_SOPT4 field descriptions (continued)

Field	Description
	<p>Selects the external pin used to drive the external clock to the FTM 3 module. Note that the selected pin must also be configured for the FTM external clock function through the appropriate PCTL pin control register.</p> <p>0 FTM3 external clock driven by FTM CLKIN0 pin. 1 FTM3 external clock driven by FTM CLKIN1 pin .</p>
26 FTM2CLKSEL	<p>FlexTimer 2 external clock pin select</p> <p>Selects the external pin used to drive the external clock to the FTM2 module. Note that the selected pin must also be configured for the FTM external clock function through the appropriate PCTL pin control register.</p> <p>0 FTM2 external clock driven by FTM CLKIN0 pin. 1 FTM2 external clock driven by FTM CLKIN1 pin.</p>
25 FTM1CLKSEL	<p>FlexTimer 1 external clock pin select</p> <p>Selects the external pin used to drive the external clock to the FTM1 module. Note that the selected pin must also be configured for the FTM external clock function through the appropriate PCTL pin control register.</p> <p>0 FTM1 external clock driven by FTM CLKIN0 pin. 1 FTM1 external clock driven by FTM CLKIN1 pin.</p>
24 FTM0CLKSEL	<p>FlexTimer 0 external clock pin select</p> <p>Selects the external pin used to drive the external clock to the FTM0 module. Note that the selected pin must also be configured for the FTM external clock function through the appropriate PCTL pin control register.</p> <p>0 FTM0 external clock driven by FTM CLKIN0 pin 1 FTM0 external clock driven by FTM CLKIN1 pin.</p>
23–22 Reserved	This read-only field is reserved and always has the value zero.
21–20 FTM2CH0SRC	<p>FlexTimer 2 channel 0 input capture source select</p> <p>Selects the source for FTM 2 channel 0 input capture.</p> <p>00 FTM2_CH0 pin 01 CMP0 output 10 CMP1 output 11 Reserved</p>
19–18 FTM1CH0SRC	<p>FlexTimer 1 channel 0 input capture source select</p> <p>Selects the source for FTM 1 channel 0 input capture.</p> <p>00 FTM1_CH0 pin 01 CMP0 output 10 CMP1 output 11 USB SOF trigger</p>
17–13 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

**SIM\_SOPT4 field descriptions (continued)**

<b>Field</b>	<b>Description</b>
12 FTM3FLT0	<p>FlexTimer 3 Fault 0 Select.</p> <p>Selects the source of FTM 3 fault 0. Note that the pin source for fault 0 must be configured for the FTM fault function through the appropriate PCTL pin control register.</p> <p>0 FTM3_FLT0 drives FTM 2 fault 0. 1 CMP0 OUT drives FTM 2 fault 0.</p>
11–9 Reserved	This read-only field is reserved and always has the value zero.
8 FTM2FLT0	<p>FlexTimer 2 Fault 0 Select</p> <p>Selects the source of FTM 2 fault 0. Note that the pin source for fault 0 must be configured for the FTM fault function through the appropriate PCTL pin control register.</p> <p>0 FTM2_FLT0 drives FTM 2 fault 0. 1 CMP0 OUT drives FTM 2 fault 0.</p>
7–5 Reserved	This read-only field is reserved and always has the value zero.
4 FTM1FLT0	<p>FlexTimer 1 Fault 0 Select</p> <p>Selects the source of FTM 1 fault 0. Note that the pin source for fault 0 must be configured for the FTM fault function through the appropriate PCTL pin control register.</p> <p>0 FTM1_FLT0 drives FTM 1 fault 0. 1 CMP0 OUT drives FTM 1 fault 0.</p>
3 FTM0FLT3	<p>FlexTimer 0 Fault 3 Select.</p> <p>Selects the source of FTM 0 fault 3. Note that the pin source for fault 3 must be configured for the FTM fault function through the appropriate PCTL pin control register.</p> <p>0 FTM0_FLT3 drives FTM 0 fault 3. 1 CMP0 OUT drives FTM 0 fault 3.</p>
2 FTM0FLT2	<p>FlexTimer 0 Fault 2 Select</p> <p>Selects the source of FTM 0 fault 2. Note that the pin source for fault 2 must be configured for the FTM fault function through the appropriate PCTL pin control register.</p> <p>0 FTM0_FLT2 drives FTM 0 fault 2. 1 CMP2 OUT drives FTM 0 fault 2.</p>
1 FTM0FLT1	<p>FlexTimer 0 Fault 1 Select</p> <p>Selects the source of FTM 0 fault 1. Note that the pin source for fault 1 must be configured for the FTM fault function through the appropriate PCTL pin control register.</p> <p>0 FTM0_FLT1 drives FTM 0 fault 1. 1 CMP1 OUT drives FTM 0 fault 1.</p>
0 FTM0FLT0	<p>FlexTimer 0 Fault 0 Select</p> <p>Selects the source of FTM 0 fault 0. Note that the pin source for fault 0 must be configured for the FTM fault function through the appropriate PCTL pin control register.</p>

*Table continues on the next page...*

**SIM\_SOPT4 field descriptions (continued)**

Field	Description
0	FTM0_FLT0 drives FTM 0 fault 0.
1	CMP0 OUT drives FTM 0 fault 0.

**12.2.5 System Options Register 5 (SIM\_SOPT5)**

Address: SIM\_SOPT5 is 4004\_7000h base + 1010h offset = 4004\_8010h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								UART1RXSRC		UART1TXSRC		UART0RXSRC		UART0TXSRC	
W	[Shaded]								[Shaded]		[Shaded]		[Shaded]		[Shaded]	
Reset	x*	x*	x*	x*	x*	x*	x*	x*	0	0	0	0	0	0	0	0

\* Notes:

- x = Undefined at reset.

**SIM\_SOPT5 field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–6 UART1RXSRC	UART1 receive data source select Selects the source for the UART1 receive data.  00 UART1_RX pin 01 CMP0 10 CMP1 11 Reserved
5–4 UART1TXSRC	UART1 transmit data source select Selects the source for the UART1 transmit data.  00 UART1_TX pin 01 UART1_TX pin modulated with FTM1 channel 0 Output 10 UART1_TX pin modulated with FTM2 channel 0 Output 11 Reserved
3–2 UART0RXSRC	UART0 receive data source select Selects the source for the UART0 receive data.

Table continues on the next page...

**SIM\_SOPT5 field descriptions (continued)**

Field	Description
	00 UART0_RX pin 01 CMP0 10 CMP1 11 Reserved
1–0 UART0TXSRC	UART0 transmit data source select Selects the source for the UART0 transmit data.  00 UART0_TX pin 01 UART0_TX pin modulated with FTM1 channel 0 output 10 UART0_TX pin modulated with FTM2 channel 0 output 11 Reserved

**12.2.6 System Options Register 6 (SIM\_SOPT6)**

Address: SIM\_SOPT6 is 4004\_7000h base + 1014h offset = 4004\_8014h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0												PCR				MCC																
W	0												0				0																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SIM\_SOPT6 field descriptions**

Field	Description
31–20 Reserved	This read-only field is reserved and always has the value zero.
19–16 PCR	PCR FlexBus hold cycles before FlexBus can release bus to NFC or to IDLE.
15–0 MCC	MCC NFC hold cycle in case FlexBus request while NFC is granted.

## 12.2.7 System Options Register 7 (SIM\_SOPT7)

Address: SIM\_SOPT7 is 4004\_7000h base + 1018h offset = 4004\_8018h



**SIM\_SOPT7 field descriptions**

Field	Description
31 ADC3ALTTRGEN	ADC3 alternate trigger enable Enable alternative conversion triggers for ADC3. 0 PDB trigger selected for ADC3. 1 Alternate trigger selected for ADC3.
30–29 Reserved	This read-only field is reserved and always has the value zero.
28 ADC3PRETRGSEL	ADC3 pre-trigger select Selects the ADC3 pre-trigger source when alternative triggers are enabled through ADC3ALTTRGEN. 0 Pre-trigger A selected for ADC3. 1 Pre-trigger B selected for ADC3.
27–24 ADC3TRGSEL	ADC3 trigger select Selects the ADC3 trigger source when alternative triggers are enabled through ADC3ALTTRGEN. 0000 External trigger 0001 High speed comparator 0 asynchronous interrupt 0010 High speed comparator 1 asynchronous interrupt 0011 High speed comparator 2 asynchronous interrupt

Table continues on the next page...

## SIM\_SOPT7 field descriptions (continued)

Field	Description
	0100 PIT trigger 0 0101 PIT trigger 1 0110 PIT trigger 2 0111 PIT trigger 3 1000 FTM0 trigger 1001 FTM1 trigger 1010 FTM2 trigger 1011 FTM3 trigger 1100 RTC alarm 1101 RTC seconds 1110 Low-power timer trigger 1111 High speed comparator 3 asynchronous interrupt
23 ADC2ALTTTRGEN	ADC2 alternate trigger enable Enable alternative conversion triggers for ADC2. 0 PDB trigger selected for ADC2. 1 Alternate trigger selected for ADC2.
22–21 Reserved	This read-only field is reserved and always has the value zero.
20 ADC2PRETRGSEL	ADC2 pre-trigger select Selects the ADC2 pre-trigger source when alternative triggers are enabled through ADC2ALTTTRGEN. 0 Pre-trigger A selected for ADC2. 1 Pre-trigger B selected for ADC2.
19–16 ADC2TRGSEL	ADC2 trigger select Selects the ADC2 trigger source when alternative triggers are enabled through ADC2ALTTTRGEN. 0000 External trigger 0001 High speed comparator 0 asynchronous interrupt 0010 High speed comparator 1 asynchronous interrupt 0011 High speed comparator 2 asynchronous interrupt 0100 PIT trigger 0 0101 PIT trigger 1 0110 PIT trigger 2 0111 PIT trigger 3 1000 FTM0 trigger 1001 FTM1 trigger 1010 FTM2 trigger 1011 FTM3 trigger 1100 RTC alarm 1101 RTC seconds 1110 Low-power timer trigger 1111 High speed comparator 3 asynchronous interrupt
15 ADC1ALTTTRGEN	ADC1 alternate trigger enable

*Table continues on the next page...*

## SIM\_SOPT7 field descriptions (continued)

Field	Description
	Enable alternative conversion triggers for ADC1. 0 PDB trigger selected for ADC1. 1 Alternate trigger selected for ADC1.
14–13 Reserved	This read-only field is reserved and always has the value zero.
12 ADC1PRETRGSEL	ADC1 pre-trigger select Selects the ADC1 pre-trigger source when alternative triggers are enabled through ADC1ALTTRGEN. 0 Pre-trigger A selected for ADC1. 1 Pre-trigger B selected for ADC1.
11–8 ADC1TRGSEL	ADC1 trigger select Selects the ADC1 trigger source when alternative triggers are enabled through ADC1ALTTRGEN.  0000 External trigger 0001 High speed comparator 0 asynchronous interrupt 0010 High speed comparator 1 asynchronous interrupt 0011 High speed comparator 2 asynchronous interrupt 0100 PIT trigger 0 0101 PIT trigger 1 0110 PIT trigger 2 0111 PIT trigger 3 1000 FTM0 trigger 1001 FTM1 trigger 1010 FTM2 trigger 1011 FTM3 trigger 1100 RTC alarm 1101 RTC seconds 1110 Low-power timer trigger 1111 High speed comparator 3 asynchronous interrupt
7 ADC0ALTTRGEN	ADC0 alternate trigger enable Enable alternative conversion triggers for ADC0. 0 PDB trigger selected for ADC0. 1 Alternate trigger selected for ADC0.
6–5 Reserved	This read-only field is reserved and always has the value zero.
4 ADC0PRETRGSEL	ADC0 pre-trigger select Selects the ADC0 pre-trigger source when alternative triggers are enabled through ADC0ALTTRGEN. 0 Pre-trigger A selected for ADC0. 1 Pre-trigger B selected for ADC0.
3–0 ADC0TRGSEL	ADC0 trigger select Selects the ADC0 trigger source when alternative triggers are enabled through ADC0ALTTRGEN.

*Table continues on the next page...*

**SIM\_SOPT7 field descriptions (continued)**

Field	Description
0000	External trigger
0001	High speed comparator 0 asynchronous interrupt
0010	High speed comparator 1 asynchronous interrupt
0011	High speed comparator 2 asynchronous interrupt
0100	PIT trigger 0
0101	PIT trigger 1
0110	PIT trigger 2
0111	PIT trigger 3
1000	FTM0 trigger
1001	FTM1 trigger
1010	FTM2 trigger
1011	FTM3 trigger
1100	RTC alarm
1101	RTC seconds
1110	Low-power timer trigger
1111	High speed comparator 3 asynchronous interrupt

**12.2.8 System Device Identification Register (SIM\_SDID)**

Address: SIM\_SDID is 4004\_7000h base + 1024h offset = 4004\_8024h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																REVID			0	0	1	1	FAMID			PINID					
W	x*																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

**SIM\_SDID field descriptions**

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–12 REVID	Device revision number Specifies the silicon implementation number for the device.
11–10 Reserved	This read-only field is reserved and always has the value zero.
9 Reserved	This read-only field is reserved and always has the value zero.
8 Reserved	This read-only field is reserved and always has the value one.


Table continues on the next page...

**SIM\_SDID field descriptions (continued)**

Field	Description
7 Reserved	This read-only field is reserved and always has the value one.
6-4 FAMID	<p>Kinetis family identification</p> <p>Specifies the Kinetis family of the device.</p> <p>000 K10 001 K20 010 K61 011 Reserved 100 K60 101 K70 110 Reserved 111 Reserved</p>
3-0 PINID	<p>Pincount identification</p> <p>Specifies the pincount of the device.</p> <p>0000 Reserved 0001 Reserved 0010 Reserved 0011 Reserved 0100 Reserved 0101 Reserved 0110 Reserved 0111 Reserved 1000 Reserved 1001 Reserved 1010 144-pin 1011 Reserved 1100 196-pin 1101 Reserved 1110 256-pin 1111 Reserved</p>

**12.2.9 System Clock Gating Control Register 1 (SIM\_SCGC1)**

Address: SIM\_SCGC1 is 4004\_7000h base + 1028h offset = 4004\_8028h



## SIM\_SCGC1 field descriptions

Field	Description
31–12 Reserved	This read-only field is reserved and always has the value zero.
11 UART5	UART5 clock gate control 0 Clock is disabled. 1 Clock is enabled.
10 UART4	UART4 clock gate control 0 Clock is disabled. 1 Clock is enabled.
9–6 Reserved	This read-only field is reserved and always has the value zero.
5 OSC1	OSC1 clock gate control 0 Clock is disabled. 1 Clock is enabled.
4–0 Reserved	This read-only field is reserved and always has the value zero.

## 12.2.10 System Clock Gating Control Register 2 (SIM\_SCGC2)

Address: SIM\_SCGC2 is 4004\_7000h base + 102Ch offset = 4004\_802Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																DAC1	DAC0	0										ENET			
W	0																DAC1	DAC0	0										ENET			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## SIM\_SCGC2 field descriptions

Field	Description
31–14 Reserved	This read-only field is reserved and always has the value zero.
13 DAC1	12BDAC1 clock gate control 0 Clock is disabled. 1 Clock is enabled.
12 DAC0	12BDAC0 clock gate control 0 Clock is disabled. 1 Clock is enabled.
11–1 Reserved	This read-only field is reserved and always has the value zero.


Table continues on the next page...

**SIM\_SCGC2 field descriptions (continued)**

Field	Description
0 ENET	ENET clock gate control  0 Clock is disabled. 1 Clock is enabled.

**12.2.11 System Clock Gating Control Register 3 (SIM\_SCGC3)**

Address: SIM\_SCGC3 is 4004\_7000h base + 1030h offset = 4004\_8030h



**SIM\_SCGC3 field descriptions**

Field	Description
31–29 Reserved	This read-only field is reserved and always has the value zero.
28 ADC3	ADC3 clock gate control  0 Clock is disabled. 1 Clock is enabled.
27 ADC1	ADC1 clock gate control  0 Clock is disabled. 1 Clock is enabled.
26 Reserved	This read-only field is reserved and always has the value zero.
25 FTM3	FTM3 clock gate control  0 Clock is disabled. 1 Clock is enabled.
24 FTM2	FTM2 clock gate control


Table continues on the next page...

**SIM\_SCGC3 field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 Clock is disabled. 1 Clock is enabled.
23 Reserved	This read-only field is reserved and always has the value zero.
22 Reserved	This read-only field is reserved and always has the value zero.
21–18 Reserved	This read-only field is reserved and always has the value zero.
17 ESDHC	ESDHC clock gate control 0 Clock is disabled. 1 Clock is enabled.
16 Reserved	This read-only field is reserved and always has the value zero.
15 SAI1	SAI1 clock gate control 0 Clock is disabled. 1 Clock is enabled.
14 DDR	DDR clock gate control 0 Clock is disabled. 1 Clock is enabled.
13 Reserved	This read-only field is reserved and always has the value zero.
12 DSPI2	DSPI2 clock gate control 0 Clock is disabled. 1 Clock is enabled.
11–9 Reserved	This read-only field is reserved and always has the value zero.
8 NFC	NFC clock gate control 0 Clock is disabled. 1 Clock is enabled.
7–5 Reserved	This read-only field is reserved and always has the value zero.
4 FLEXCAN1	FlexCAN1 clock gate control 0 Clock is disabled. 1 Clock is enabled.
3–1 Reserved	This read-only field is reserved and always has the value zero.
0 RNGA	RNGA clock gate control 0 Clock is disabled. 1 Clock is enabled.

## 12.2.12 System Clock Gating Control Register 4 (SIM\_SCGC4)

Address: SIM\_SCGC4 is 4004\_7000h base + 1034h offset = 4004\_8034h



**SIM\_SCGC4 field descriptions**

Field	Description
31 Reserved	This read-only field is reserved and always has the value one.
30 Reserved	This read-only field is reserved and always has the value one.
29 Reserved	This read-only field is reserved and always has the value one.
28 LLWU	LLWU Clock Gate Control This bit controls the clock gate to the LLWU module.  0 Clock is disabled. 1 Clock is enabled.
27–21 Reserved	This read-only field is reserved and always has the value zero.
20 VREF	VREF clock gate control  0 Clock is disabled. 1 Clock is enabled.
19 CMP	Comparator clock gate control  0 Clock is disabled. 1 Clock is enabled.
18 USBFS	USB FS clock gate control  0 Clock is disabled. 1 Clock is enabled.
17–14 Reserved	This read-only field is reserved and always has the value zero.
13 UART3	UART3 clock gate control  0 Clock is disabled. 1 Clock is enabled.
12 UART2	UART2 clock gate control


Table continues on the next page...

**SIM\_SCGC4 field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 Clock is disabled. 1 Clock is enabled.
11 UART1	UART1 clock gate control 0 Clock is disabled. 1 Clock is enabled.
10 UART0	UART0 clock gate control 0 Clock is disabled. 1 Clock is enabled.
9–8 Reserved	This read-only field is reserved and always has the value zero.
7 IIC1	IIC1 clock gate control 0 Clock is disabled. 1 Clock is enabled.
6 IIC0	IIC0 clock gate control 0 Clock is disabled. 1 Clock is enabled.
5 Reserved	This read-only field is reserved and always has the value one.
4 Reserved	This read-only field is reserved and always has the value one.
3 Reserved	This read-only field is reserved and always has the value zero.
2 CMT	CMT clock gate control 0 Clock is disabled. 1 Clock is enabled.
1 EWM	EWM clock gate control 0 Clock is disabled. 1 Clock is enabled.
0 Reserved	This read-only field is reserved and always has the value zero.

### 12.2.13 System Clock Gating Control Register 5 (SIM\_SCGC5)

Address: SIM\_SCGC5 is 4004\_7000h base + 1038h offset = 4004\_8038h



**SIM\_SCGC5 field descriptions**

Field	Description
31–19 Reserved	This read-only field is reserved and always has the value zero.
18 Reserved	This read-only field is reserved and always has the value one.
17–15 Reserved	This read-only field is reserved and always has the value zero.
14 PORTF	PORTF clock gate control 0 Clock is disabled. 1 Clock is enabled.
13 PORTE	PORTE clock gate control 0 Clock is disabled. 1 Clock is enabled.
12 PORTD	PORTD clock gate control 0 Clock is disabled. 1 Clock is enabled.
11 PORTC	PORTC clock gate control 0 Clock is disabled. 1 Clock is enabled.
10 PORTB	PORTB clock gate control

Table continues on the next page...

## SIM\_SCGC5 field descriptions (continued)

Field	Description
	0 Clock is disabled. 1 Clock is enabled.
9 PORTA	PORTA clock gate control 0 Clock is disabled. 1 Clock is enabled.
8 Reserved	This read-only field is reserved and always has the value one.
7 Reserved	This read-only field is reserved and always has the value one.
6 Reserved	This read-only field is reserved and always has the value zero.
5 TSI	TSI clock gate control 0 Clock is disabled. 1 Clock is enabled.
4 Reserved	This read-only field is reserved and always has the value zero.
3 DRYICESECRE G	Dryice secure storage clock gate control 0 Clock is disabled. 1 Clock is enabled.
2 DRYICE	Dryice clock gate control 0 Clock is disabled. 1 Clock is enabled.
1 REGFILE	Register File Clock Gate Control  This bit controls the clock gate to the Register File module.  0 Clock is disabled. 1 Clock is enabled.
0 LPTIMER	LPTMR clock gate control 0 Clock is disabled. 1 Clock is enabled.

### 12.2.14 System Clock Gating Control Register 6 (SIM\_SCGC6)

Address: SIM\_SCGC6 is 4004\_7000h base + 103Ch offset = 4004\_803Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	1				0							0			0
W			RTC	ADC2	ADC0		FTM1	FTM0	PIT	PDB	USBDCD	USBHS		CRC		
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R		0											0			
W	SAIO		DSP11	DSP10								FLEXCAN0		DMAMUX1	DMAMUX0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

#### SIM\_SCGC6 field descriptions

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30 Reserved	This read-only field is reserved and always has the value one.
29 RTC	RTC clock gate control 0 Clock is disabled. 1 Clock is enabled.
28 ADC2	ADC2 clock gate control 0 Clock is disabled. 1 Clock is enabled.
27 ADC0	ADC0 clock gate control 0 Clock is disabled. 1 Clock is enabled.
26 Reserved	This read-only field is reserved and always has the value zero.
25 FTM1	FTM1 clock gate control 0 Clock is disabled. 1 Clock is enabled.
24 FTM0	FTM0 clock gate control 0 Clock is disabled. 1 Clock is enabled.

Table continues on the next page...

**SIM\_SCGC6 field descriptions (continued)**

<b>Field</b>	<b>Description</b>
23 PIT	PIT clock gate control 0 Clock is disabled. 1 Clock is enabled.
22 PDB	PDB clock gate control 0 Clock is disabled. 1 Clock is enabled.
21 USBDCD	USB DCD clock gate control 0 Clock is disabled. 1 Clock is enabled.
20 USBHS	USBHS clock gate control 0 Clock is disabled. 1 Clock is enabled.
19 Reserved	This read-only field is reserved and always has the value zero.
18 CRC	CRC clock gate control 0 Clock is disabled. 1 Clock is enabled.
17–16 Reserved	This read-only field is reserved and always has the value zero.
15 SAI0	SAI0 clock gate control 0 Clock is disabled. 1 Clock is enabled.
14 Reserved	This read-only field is reserved and always has the value zero.
13 DSPI1	DSPI1 clock gate control 0 Clock is disabled. 1 Clock is enabled.
12 DSPI0	DSPI0 clock gate control 0 Clock is disabled. 1 Clock is enabled.
11–5 Reserved	This read-only field is reserved and always has the value zero.
4 FLEXCAN0	FlexCAN0 clock gate control 0 Clock is disabled. 1 Clock is enabled.
3 Reserved	This read-only field is reserved and always has the value zero.


*Table continues on the next page...*

**SIM\_SCGC6 field descriptions (continued)**

Field	Description
2 DMAMUX1	DMAMUX1 clock gate control 0 Clock is disabled. 1 Clock is enabled.
1 DMAMUX0	DMAMUX0 clock gate control 0 Clock is disabled. 1 Clock is enabled.
0 Reserved	This read-only field is reserved and always has the value one.

**12.2.15 System Clock Gating Control Register 7 (SIM\_SCGC7)**

Address: SIM\_SCGC7 is 4004\_7000h base + 1040h offset = 4004\_8040h



**SIM\_SCGC7 field descriptions**

Field	Description
31–4 Reserved	This read-only field is reserved and always has the value zero.
3 Reserved	This read-only field is reserved and always has the value zero.
2 MPU	MPU clock gate control 0 Clock is disabled. 1 Clock is enabled.
1 DMA	DMA controller clock gate control 0 Clock is disabled. 1 Clock is enabled.

Table continues on the next page...

## SIM\_SCGC7 field descriptions (continued)

Field	Description
0 FLEXBUS	FlexBus controller clock gate control  0 Clock is disabled. 1 Clock is enabled.

## 12.2.16 System Clock Divider Register 1 (SIM\_CLKDIV1)

## NOTE

The CLKDIV1 register cannot be written to when the device is in VLPR mode. The OUTDIV[1:4] bitfields reset only for power-on reset and are unaffected by other reset types.

Address: SIM\_CLKDIV1 is 4004\_7000h base + 1044h offset = 4004\_8044h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	OUTDIV1				OUTDIV2				OUTDIV3				OUTDIV4				0															
W	OUTDIV1				OUTDIV2				OUTDIV3				OUTDIV4				0															
Reset	x*	x*	x*	x*	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0												

\* Notes:

- x = Undefined at reset.

## SIM\_CLKDIV1 field descriptions

Field	Description
31–28 OUTDIV1	Clock 1 output divider value  This field sets the divide value for the core/system clock. At the end of reset, it is loaded with either 0000 or 0111 depending on FTFE_FOPT[LPBOOT].  0000 Divide-by-1. 0001 Divide-by-2. 0010 Divide-by-3. 0011 Divide-by-4. 0100 Divide-by-5. 0101 Divide-by-6. 0110 Divide-by-7. 0111 Divide-by-8. 1000 Divide-by-9. 1001 Divide-by-10. 1010 Divide-by-11. 1011 Divide-by-12. 1100 Divide-by-13. 1101 Divide-by-14.

Table continues on the next page...

## SIM\_CLKDIV1 field descriptions (continued)

Field	Description
	1110 Divide-by-15. 1111 Divide-by-16.
27–24 OUTDIV2	<p>Clock 2 output divider value</p> <p>This field sets the divide value for the peripheral clock. At the end of reset, it is loaded with either 0000 or 0111 depending on FTFE_FOPT[LPBOOT].</p> <p>0000 Divide-by-1. 0001 Divide-by-2. 0010 Divide-by-3. 0011 Divide-by-4. 0100 Divide-by-5. 0101 Divide-by-6. 0110 Divide-by-7. 0111 Divide-by-8. 1000 Divide-by-9. 1001 Divide-by-10. 1010 Divide-by-11. 1011 Divide-by-12. 1100 Divide-by-13. 1101 Divide-by-14. 1110 Divide-by-15. 1111 Divide-by-16.</p>
23–20 OUTDIV3	<p>Clock 3 output divider value</p> <p>This field sets the divide value for the FlexBus clock driven to the external pin (FB_CLK). At the end of reset, it is loaded with either 0001 or 1111 depending on FTFE_FOPT[LPBOOT].</p> <p>0000 Divide-by-1. 0001 Divide-by-2. 0010 Divide-by-3. 0011 Divide-by-4. 0100 Divide-by-5. 0101 Divide-by-6. 0110 Divide-by-7. 0111 Divide-by-8. 1000 Divide-by-9. 1001 Divide-by-10. 1010 Divide-by-11. 1011 Divide-by-12. 1100 Divide-by-13. 1101 Divide-by-14. 1110 Divide-by-15. 1111 Divide-by-16.</p>
19–16 OUTDIV4	<p>Clock 4 output divider value</p> <p>This field sets the divide value for the flash clock. At the end of reset, it is loaded with either 0001 or 1111 depending on FTFE_FOPT[LPBOOT].</p>


*Table continues on the next page...*

## SIM\_CLKDIV1 field descriptions (continued)

Field	Description
0000	Divide-by-1.
0001	Divide-by-2.
0010	Divide-by-3.
0011	Divide-by-4.
0100	Divide-by-5.
0101	Divide-by-6.
0110	Divide-by-7.
0111	Divide-by-8.
1000	Divide-by-9.
1001	Divide-by-10.
1010	Divide-by-11.
1011	Divide-by-12.
1100	Divide-by-13.
1101	Divide-by-14.
1110	Divide-by-15.
1111	Divide-by-16.
15–0 Reserved	This read-only field is reserved and always has the value zero.

## 12.2.17 System Clock Divider Register 2 (SIM\_CLKDIV2)

Address: SIM\_CLKDIV2 is 4004\_7000h base + 1048h offset = 4004\_8048h



## SIM\_CLKDIV2 field descriptions

Field	Description
31–12 Reserved	This read-only field is reserved and always has the value zero.
11–9 USBHSDIV	USB HS clock divider divisor

Table continues on the next page...

**SIM\_CLKDIV2 field descriptions (continued)**

Field	Description
	This field sets the divide value for the fractional clock divider used as a USB clock source (SOPT2[USBHSRC] = 1). Divider output clock = Divider input clock × [(USBHSFRAC+1) / (USBHSDIV+1)]
8 USBHSFRAC	USB HS clock divider fraction This field sets the fraction multiply value for the fractional clock divider used as a USB clock source (SOPT2[USBHSRC] = 1). Divider output clock = Divider input clock × [(USBHSFRAC+1) / (USBHSDIV+1)]
7–4 Reserved	This read-only field is reserved and always has the value zero.
3–1 USBFSDIV	USB FS clock divider divisor This field sets the divide value for the fractional clock divider used as a USB clock source (SOPT2[USBFSRC] = 1). Divider output clock = Divider input clock × [(USBFSFRAC+1) / (USBFSDIV+1)]
0 USBFSFRAC	USB FS clock divider fraction This field sets the fraction multiply value for the fractional clock divider used as a USB clock source (SOPT2[USBFSRC] = 1). Divider output clock = Divider input clock × [(USBFSFRAC+1) / (USBFSDIV+1)]

**12.2.18 Flash Configuration Register 1 (SIM\_FCFG1)**

Address: SIM\_FCFG1 is 4004\_7000h base + 104Ch offset = 4004\_804Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	NVMSIZE				PFSIZE				0				EESIZE				0				DEPART				0				FTEDIS				
W																																	
Reset	x*	x*	x*	x*	x*	x*	x*	x*	0	0	0	0	x*	x*	x*	x*	0	0	0	0	x*	x*	x*	x*	0	0	0	0	0	0	0	0	0

\* Notes:

- x = Undefined at reset.

**SIM\_FCFG1 field descriptions**

Field	Description
31–28 NVMSIZE	FlexNVM size This field specifies the amount of FlexNVM memory available on the device .  0000 0 KB 0001 Reserved 0010 Reserved 0011 Reserved 0100 Reserved 0101 Reserved

Table continues on the next page...

## SIM\_FCFG1 field descriptions (continued)

Field	Description
	0110 Reserved 0111 Reserved 1000 Reserved 1001 Reserved 1010 Reserved 1011 512 KB, 16 KB protection region 1100 Reserved 1101 Reserved 1110 Reserved 1111 512 KB, 16 KB protection region
27–24 PFSIZE	Program flash size  This field specifies the amount of program flash memory available on the device .  0000 Reserved 0001 Reserved 0010 Reserved 0011 Reserved 0100 Reserved 0101 Reserved 0110 Reserved 0111 Reserved 1000 Reserved 1001 Reserved 1010 Reserved 1011 512 KB, 16 KB protection size 1100 Reserved 1101 1024 KB, 32 KB protection size 1110 Reserved 1111 1024 KB, 32 KB protection size
23–20 Reserved	This read-only field is reserved and always has the value zero.
19–16 EESIZE	EEPROM size  EEPROM data size .  0000 16 KB 0001 8 KB 0010 4 KB 0011 2 KB 0100 1 KB 0101 512 Bytes 0110 256 Bytes 0111 128 Bytes 1000 64 Bytes 1001 32 Bytes

*Table continues on the next page...*

**SIM\_FCFG1 field descriptions (continued)**

Field	Description
	1010-1110 Reserved 1111 0 Bytes
15-12 Reserved	This read-only field is reserved and always has the value zero.
11-8 DEPART	FlexNVM partition For devices with FlexNVM: Data flash / EEPROM backup split . See DEPART bit description in FTFE chapter. For devices without FlexNVM: Reserved
7-1 Reserved	This read-only field is reserved and always has the value zero.
0 FTFDIS	Disable FTFE

**12.2.19 Flash Configuration Register 2 (SIM\_FCFG2)**

Address: SIM\_FCFG2 is 4004\_7000h base + 1050h offset = 4004\_8050h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	MAXADDR01						0	0	MAXADDR23						0															
W	[Shaded]																															
Reset	0	0	x*	x*	x*	x*	x*	x*	0	0	x*	x*	x*	x*	x*	x*	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- \* Notes:
- x = Undefined at reset.

**SIM\_FCFG2 field descriptions**

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30 Reserved	This read-only field is reserved and always has the value zero.
29-24 MAXADDR01	Max address block 0 or 1 This field concatenated with 13 zeros indicates the number of 8 KB regions in logically interleaved program plash blocks 0 or 1.
23 Reserved	This read-only field is reserved and always has the value zero.
22 Reserved	This read-only field is reserved and always has the value zero.
21-16 MAXADDR23	Max address block 2 or 3 For devices with FlexNVM: This field concatenated with 13 zeros plus the FlexNVM base address indicates the number of 8 KB regions in logically interleaved FlexNVM blocks 2 or 3.

*Table continues on the next page...*

## SIM\_FCFG2 field descriptions (continued)

Field	Description
	<p>For example, relative FlexNVM byte addresses below {MAXADDR23,13'b0} are valid for block 2 while byte addresses at or above {MAXADDR23,13'b0} and below {2*MAXADDR23,13'b0} are valid block 3.</p> <p>For devices with program flash only: This field concatenated with 13 zeros plus the value of the MAXADDR01 field indicates the number of 8 KB regions in logically interleaved program flash blocks 2 or 3.</p> <p>For example, relative P-Flash byte addresses at or above {2*MAXADDR01,13'b0} and below {2*MAXADDR01+MAXADDR23,13'b0} are valid for block 2 while byte addresses at or above {2*MAXADDR01+MAXADDR23,13'b0} and below {2*MAXADDR01+2*MAXADDR23,13'b0} are valid for block 3.</p>
15–0 Reserved	This read-only field is reserved and always has the value zero.

## 12.2.20 Unique Identification Register High (SIM\_UIDH)

Address: SIM\_UIDH is 4004\_7000h base + 1054h offset = 4004\_8054h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	UID																															
W	[Shaded]																															
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	

\* Notes:

- x = Undefined at reset.

## SIM\_UIDH field descriptions

Field	Description
31–0 UID	<p>Unique Identification</p> <p>Unique identification for the device.</p>

## 12.2.21 Unique Identification Register Mid-High (SIM\_UIDMH)

Address: SIM\_UIDMH is 4004\_7000h base + 1058h offset = 4004\_8058h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	UID																															
W	[Shaded]																															
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	

\* Notes:


- x = Undefined at reset.

### SIM\_UIDMH field descriptions

Field	Description
31–0 UID	Unique Identification  Unique identification for the device.

### 12.2.22 Unique Identification Register Mid Low (SIM\_UIDML)

Address: SIM\_UIDML is 4004\_7000h base + 105Ch offset = 4004\_805Ch




- \* Notes:
- x = Undefined at reset.

### SIM\_UIDML field descriptions

Field	Description
31–0 UID	Unique Identification  Unique identification for the device.

### 12.2.23 Unique Identification Register Low (SIM\_UIDL)

Address: SIM\_UIDL is 4004\_7000h base + 1060h offset = 4004\_8060h



- \* Notes:
- x = Undefined at reset.

### SIM\_UIDL field descriptions

Field	Description
31–0 UID	Unique Identification  Unique identification for the device.

## 12.2.24 System Clock Divider Register 4 (SIM\_CLKDIV4)

Address: SIM\_CLKDIV4 is 4004\_7000h base + 1068h offset = 4004\_8068h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
R	NFCDIV								NFCFRAC			0						
W																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
R	0															TRACEDIV		TRACEFRAC
W																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0		

### SIM\_CLKDIV4 field descriptions

Field	Description
31–27 NFCDIV	<p>NFC clock divider divisor</p> <p>This field sets the divide value for the fractional clock divider used as a source for NFC flash clock. The source clock for the fractional clock divider is set by the SOPT2[NFCSRC] bitfield.</p> <p>Divider output clock = Divider input clock x ((NFCFRAC+1)/(NFCDIV+1))</p> <p><b>NOTE:</b> The reciprocal of ((NFCFRAC+1)/(NFCDIV+1)) must be a multiple of 0.5. For example, NFCFRAC = 1 and NFCDIV = 2 is a valid setting, since the reciprocal is 1.5. However, NFCFRAC = 2 and NFCDIV=7 is not a valid setting, since the reciprocal is 2.6667.</p>
26–24 NFCFRAC	<p>NFC clock divider fraction</p> <p>This field sets the fraction multiply value for the fractional clock divider used as a source for NFC flash clock. The source clock for the fractional clock divider is set by the SOPT2[NFCSRC] bitfield.</p> <p>Divider output clock = Divider input clock x ((NFCFRAC+1)/(NFCDIV+1))</p> <p><b>NOTE:</b> The reciprocal of ((NFCFRAC+1)/(NFCDIV+1)) must be a multiple of 0.5. For example, NFCFRAC = 1 and NFCDIV = 2 is a valid setting, since the reciprocal is 1.5. However, NFCFRAC = 2 and NFCDIV=7 is not a valid setting, since the reciprocal is 2.6667.</p>
23–4 Reserved	This read-only field is reserved and always has the value zero.
3–1 TRACEDIV	<p>Trace clock divider divisor</p> <p>This field sets the divide value for the fractional clock divider used as a source for trace clock. The source clock for the fractional clock divider is set by the SOPT2 TRACECLKSEL register bit.</p> <p>Divider output clock = Divider input clock * ((TRACEFRAC+1)/(TRACEDIV+1))</p>
0 TRACEFRAC	<p>Trace clock divider fraction</p> <p>This field sets the divide value for the fractional clock divider used as a source for trace clock. The source clock for the fractional clock divider is set by the SOPT2 TRACECLKSEL register bit.</p> <p>Divider output clock = Divider input clock*((TRACEFRAC+1)/(TRACEDIV+1))</p>

### 12.2.25 Misc Control Register (SIM\_MCR)

Address: SIM\_MCR is 4004\_7000h base + 106Ch offset = 4004\_806Ch



#### SIM\_MCR field descriptions

Field	Description
31 TRACECLKDIS	Trace clock disable. 0 Enables trace clock. 1 Disable trace clock.
30 ULPICLKOBE	60 MHz ULPI clock (ULPI_CLK) output enable 0 Internal generated 60MHz ULPI clock is not output to the ULPI_CLK pin. 1 Interanl generated 60MHz ULPI clock provide clock for external ULPI phy.
29 PDBLOOP	PDB Loop Mode 0 Provides two seperated minor loop, loop for ADC0/1 and loop for ADC2/3D 1 Provides a loop to involve ADC0, ADC1, ADC2 and ADC3.
28–17 Reserved	This read-only field is reserved and always has the value zero.
16 Reserved	This read-only field is reserved and always has the value zero.
15–10 Reserved	This read-only field is reserved and always has the value zero.
9 RCRST	DDR RCR Reset Status 0 DDR RCR is not in reset status 1 DDR RCR is in reset status

Table continues on the next page...

## SIM\_MCR field descriptions (continued)

Field	Description
8 RCRRSTEN	DDR RCR Special Reset Enable 0 No soft reset to DDR RCR 1 Soft reset to DDR RCR
7–5 DDRCFG	DDR configuration select Configure the DDR pads for interfacing to supported DDR memory types and drive strength options 000 LPDDR Half Strength 001 LPDDR Full Strength 010 DDR2 Half Strength 011 DDR1 100 Reserved 101 Reserved 110 DDR2 Full Strength 111 Reserved
4 Reserved	This field is reserved. This reserved bit must remain cleared (set to 0).
3 DDRDQSDIS	DDR_DQS analog circuit disable Configure the DDR_DQS pins in a low power state. Set this bit when DDR is disabled to conserve power (such as during low power mode entry).
2 DDRPEN	Pin enable for all DDR I/O Enable all DDR pads 0 All DDR I/O pins are disabled 1 All DDR I/O pins are enabled
1 DDRS	DDR Self Refresh Status 0 DDR is not set to self refresh mode. 1 Sets DDR in self refresh mode.
0 DDRSREN	DDR self refresh enable 0 DDR is not set to self refresh mode. 1 DDR is set in self refresh mode. Check DDRS to make sure DDR is in self refresh mode.



# Chapter 13

## Reset Control Module (RCM)

### 13.1 Introduction

This chapter describes the registers of the Reset Control Module (RCM). The RCM implements many of the reset functions for the chip. See the chip's reset chapter for more information.

### 13.2 Reset memory map and register descriptions

The reset control module (RCM) registers provide reset status information and reset filter control.

RCM memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4007_F000	System Reset Status Register 0 (RCM_SRS0)	8	R	82h	<a href="#">13.2.1/357</a>
4007_F001	System Reset Status Register 1 (RCM_SRS1)	8	R	00h	<a href="#">13.2.2/359</a>
4007_F004	Reset Pin Filter Control Register (RCM_RPFC)	8	R/W	00h	<a href="#">13.2.3/360</a>
4007_F005	Reset Pin Filter Width Register (RCM_RPFW)	8	R/W	00h	<a href="#">13.2.4/361</a>
4007_F007	Mode Register (RCM_MR)	8	R	00h	<a href="#">13.2.5/363</a>

#### 13.2.1 System Reset Status Register 0 (RCM\_SRS0)

This register includes read-only status flags to indicate the source of the most recent reset. The reset state of these bits depends on what caused the MCU to reset.

#### NOTE

The reset value of this register depends on the reset source:

- POR (including LVD) — 0x82

## Reset memory map and register descriptions

- LVD (without POR) — 0x02
- VLLS mode wakeup due to  $\overline{\text{RESET}}$  pin assertion — 0x41
- VLLS mode wakeup due to other wakeup sources — 0x01
- Other reset — a bit is set if its corresponding reset source caused the reset

Address: RCM\_SRS0 is 4007\_F000h base + 0h offset = 4007\_F000h

Bit	7	6	5	4	3	2	1	0
Read	POR	PIN	WDOG	0		LOC	LVD	WAKEUP
Write								
Reset	1	0	0	0	0	0	1	0

### RCM\_SRS0 field descriptions

Field	Description
7 POR	<p>Power-on reset</p> <p>Indicates a reset was caused by the power-on detection logic. Because the internal supply voltage was ramping up at the time, the low-voltage reset (LVD) status bit is also set to indicate that the reset occurred while the internal supply was below the LVD threshold.</p> <p>0 Reset not caused by POR 1 Reset caused by POR</p>
6 PIN	<p>External reset pin</p> <p>Indicates a reset was caused by an active-low level on the external <math>\overline{\text{RESET}}</math> pin.</p> <p>0 Reset not caused by external reset pin 1 Reset caused by external reset pin</p>
5 WDOG	<p>Watchdog</p> <p>Indicates a reset was caused by the watchdog timer timing out. This reset source can be blocked by disabling the watchdog.</p> <p>0 Reset not caused by watchdog timeout 1 Reset caused by watchdog timeout</p>
4–3 Reserved	This read-only field is reserved and always has the value zero.
2 LOC	<p>Loss-of-clock reset</p> <p>Indicates a reset was caused by a loss of external clock. The MCG clock monitor must be enabled for a loss of clock to be detected. Refer to the detailed MCG description for information on enabling the clock monitor.</p> <p>0 Reset not caused by a loss of external clock. 1 Reset caused by a loss of external clock.</p>
1 LVD	<p>Low-voltage detect reset</p> <p>If the LVDRE bit is set and the supply drops below the LVD trip voltage, an LVD reset occurs. This bit is also set by POR.</p>

*Table continues on the next page...*

## RCM\_SRS0 field descriptions (continued)

Field	Description
	0 Reset not caused by LVD trip or POR 1 Reset caused by LVD trip or POR
0 WAKEUP	Low leakage wakeup reset  Indicates a reset was caused by an enabled LLWU module wakeup source while the chip was in a low leakage mode. In LLS mode, the $\overline{\text{RESET}}$ pin is the only wakeup source that can cause this reset. Any enabled wakeup source in a VLLSx mode causes a reset. This bit is cleared by any reset except WAKEUP.  0 Reset not caused by LLWU module wakeup source 1 Reset caused by LLWU module wakeup source

## 13.2.2 System Reset Status Register 1 (RCM\_SRS1)

This register includes read-only status flags to indicate the source of the most recent reset. The reset state of these bits depends on what caused the MCU to reset.

**NOTE**

The reset value of this register depends on the reset source:

- POR (including LVD) — 0x00
- LVD (without POR) — 0x00
- VLLS mode wakeup — 0x00
- Other reset — a bit is set if its corresponding reset source caused the reset

Address: RCM\_SRS1 is 4007\_F000h base + 1h offset = 4007\_F001h

Bit	7	6	5	4	3	2	1	0
Read	TAMPER	0	SACKERR	EZPT	MDM_AP	SW	LOCKUP	JTAG
Write								
Reset	0	0	0	0	0	0	0	0

## RCM\_SRS1 field descriptions

Field	Description
7 TAMPER	Tamper detect  Indicates a reset was caused by tamper detect.  0 Reset not caused by tamper detect 1 Reset caused by tamper detect.
6 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

**RCM\_SRS1 field descriptions (continued)**

Field	Description
5 SACKERR	<p>Stop Mode Acknowledge Error Reset</p> <p>Indicates a reset was caused, after an attempt to enter stop mode, by a failure of one or more peripherals to acknowledge within approximately one second to enter stop mode.</p> <p>0 Reset not caused by peripheral failure to acknowledge attempt to enter stop mode 1 Reset caused by peripheral failure to acknowledge attempt to enter stop mode</p>
4 EZPT	<p>EzPort Reset</p> <p>Indicates a reset was caused by EzPort receiving the RESET command while the device is in EzPort mode.</p> <p>0 Reset not caused by EzPort receiving the RESET command while the device is in EzPort mode 1 Reset caused by EzPort receiving the RESET command while the device is in EzPort mode</p>
3 MDM_AP	<p>MDM-AP system reset request</p> <p>Indicates a reset was caused by the host debugger system setting of the System Reset Request bit in the MDM-AP Control Register.</p> <p>0 Reset not caused by host debugger system setting of the System Reset Request bit 1 Reset caused by host debugger system setting of the System Reset Request bit</p>
2 SW	<p>Software</p> <p>Indicates a reset was caused by software setting of SYSRESETREQ bit in Application Interrupt and Reset Control Register in the ARM core.</p> <p>0 Reset not caused by software setting of SYSRESETREQ bit 1 Reset caused by software setting of SYSRESETREQ bit</p>
1 LOCKUP	<p>Core Lockup</p> <p>Indicates a reset was caused by the ARM core indication of a LOCKUP event.</p> <p>0 Reset not caused by core LOCKUP event 1 Reset caused by core LOCKUP event</p>
0 JTAG	<p>JTAG generated reset</p> <p>Indicates a reset was caused by JTAG selection of certain IR codes (EZPORT, EXTEST, HIGHZ, and CLAMP).</p> <p>0 Reset not caused by JTAG 1 Reset caused by JTAG</p>

**13.2.3 Reset Pin Filter Control Register (RCM\_RPFC)****NOTE**

The reset values of bits 2-0 are for Chip POR only. They are unaffected by other reset types.

**NOTE**

The bus clock filter is reset when disabled or when entering stop mode. The LPO filter is reset when disabled or when entering any low leakage stop mode.

Address: RCM\_RPFC is 4007\_F000h base + 4h offset = 4007\_F004h

Bit	7	6	5	4	3	2	1	0
Read	0				RSTFLTSS		RSTFLTSRW	
Write								
Reset	0	0	0	0	0	0	0	0

**RCM\_RPFC field descriptions**

Field	Description
7–3 Reserved	This read-only field is reserved and always has the value zero.
2 RSTFLTSS	Reset pin filter select in stop mode Selects how the reset pin filter is enabled in STOP and VLPS modes.  0 All filtering disabled 1 LPO clock filter enabled
1–0 RSTFLTSRW	Reset pin filter select in run and wait modes Selects how the reset pin filter is enabled in run and wait modes.  00 All filtering disabled 01 Bus clock filter enabled for normal operation 10 LPO clock filter enabled for normal operation 11 Reserved (all filtering disabled)

**13.2.4 Reset Pin Filter Width Register (RCM\_RPFW)****NOTE**

The reset values of the bits in the RSTFLTSEL field are for Chip POR only. They are unaffected by other reset types.

Address: RCM\_RPFW is 4007\_F000h base + 5h offset = 4007\_F005h

Bit	7	6	5	4	3	2	1	0
Read	0				RSTFLTSEL			
Write								
Reset	0	0	0	0	0	0	0	0

## RCM\_RPFW field descriptions

Field	Description
7–5 Reserved	This read-only field is reserved and always has the value zero.
4–0 RSTFLTSEL	<p>Reset pin filter bus clock select</p> <p>Selects the reset pin bus clock filter width.</p> <p>00000 Bus clock filter count is 1</p> <p>00001 Bus clock filter count is 2</p> <p>00010 Bus clock filter count is 3</p> <p>00011 Bus clock filter count is 4</p> <p>00100 Bus clock filter count is 5</p> <p>00101 Bus clock filter count is 6</p> <p>00110 Bus clock filter count is 7</p> <p>00111 Bus clock filter count is 8</p> <p>01000 Bus clock filter count is 9</p> <p>01001 Bus clock filter count is 10</p> <p>01010 Bus clock filter count is 11</p> <p>01011 Bus clock filter count is 12</p> <p>01100 Bus clock filter count is 13</p> <p>01101 Bus clock filter count is 14</p> <p>01110 Bus clock filter count is 15</p> <p>01111 Bus clock filter count is 16</p> <p>10000 Bus clock filter count is 17</p> <p>10001 Bus clock filter count is 18</p> <p>10010 Bus clock filter count is 19</p> <p>10011 Bus clock filter count is 20</p> <p>10100 Bus clock filter count is 21</p> <p>10101 Bus clock filter count is 22</p> <p>10110 Bus clock filter count is 23</p> <p>10111 Bus clock filter count is 24</p> <p>11000 Bus clock filter count is 25</p> <p>11001 Bus clock filter count is 26</p> <p>11010 Bus clock filter count is 27</p> <p>11011 Bus clock filter count is 28</p> <p>11100 Bus clock filter count is 29</p> <p>11101 Bus clock filter count is 30</p> <p>11110 Bus clock filter count is 31</p> <p>11111 Bus clock filter count is 32</p>

### 13.2.5 Mode Register (RCM\_MR)

This register includes read-only status flags to indicate the state of the mode pins during the last Chip Reset.

Address: RCM\_MR is 4007\_F000h base + 7h offset = 4007\_F007h

Bit	7	6	5	4	3	2	1	0
Read	0						EZP_MS	0
Write								
Reset	0	0	0	0	0	0	0	0

#### RCM\_MR field descriptions

Field	Description
7-2 Reserved	This read-only field is reserved and always has the value zero.
1 EZP_MS	EZP_MS_B pin state Reflects the state of the $\overline{\text{EZP\_MS}}$ pin during the last Chip Reset 0 Pin negated (logic 1) 1 Pin asserted (logic 0)
0 Reserved	This read-only field is reserved and always has the value zero.



# Chapter 14

## System Mode Controller

### 14.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The System Mode Controller (SMC) is responsible for sequencing the system into and out of all low power stop and run modes. Specifically, it monitors events to trigger transitions between power modes while controlling the power, clocks and memories of the system to achieve the power consumption and functionality of that mode.

This chapter describes all the available low power modes, the sequence followed to enter/exit each mode and the functionality available while in each of the modes.

The SMC is able to function during even the deepest low power modes.

### 14.2 Modes of Operation

The ARM CPU has three primary modes of operation: run, sleep, and deep sleep. The WFI or WFE instruction is used to invoke sleep and deep sleep modes. For Freescale microcontrollers, run, wait and stop are the common terminology used for the primary operating modes. The following table shows the translation between the ARM CPU modes and the Freescale MCU power modes.

ARM CPU mode	MCU mode
Sleep	Wait
Deep sleep	Stop

Accordingly, the ARM CPU documentation refers to sleep and deep sleep, while the Freescale MCU documentation normally uses wait and stop.

In addition, Freescale MCUs also augment stop, wait, and run modes in a number of ways. The power management controller (PMC) contains a run and a stop mode regulator. Run regulation is used in normal run, wait and stop modes. Stop mode regulation is used during all very low power and low leakage modes. During stop mode regulation the bus frequencies are limited for the very low power modes.

The SMC provides the user with multiple power options. The very low power run (VLPR) mode can drastically reduce run time power when maximum bus frequency is not required to handle the application needs. From normal run mode, the run mode (RUNM) bit field can be modified to change the the MCU into VLPR mode when limited frequency is sufficient for the application. From VLPR mode, a corresponding wait (VLPW) and stop (VLPS) mode can be entered.

Depending on the needs of the user application, a variety of stop modes are available that allow the state retention, partial power down or full power down of certain logic and/or memory. I/O states are held in all modes of operation. Several registers are used to configure the various modes of operation for the device.

The following table describes the power modes available for the device.

**Table 14-1. Power modes**

Mode	Description
RUN	MCU can be run at full speed and the internal supply is fully regulated (run regulation mode). This mode is also referred to as normal run mode.
WAIT	The Core Clock to the ARM Cortex-M4 core is shut off. The System Clock continues to operate; Bus Clocks, if enabled, continue to operate; and run regulation is maintained.
STOP	The Core Clock and System Clock to the ARM Cortex-M4 core are shut off. System Clock to other masters and Bus Clocks are stopped after all stop acknowledge signals from supporting peripherals are valid.
VLPR	The Core, System, Bus, and Flash Clock maximum frequencies are restricted in this mode. See the Power Management chapter for details about the maximum allowable frequencies.
VLPW	The Core Clock to the ARM Cortex-M4 core is shut off. The System, Bus, and Flash Clocks continue to operate, although their maximum frequency is restricted. See the Power Management chapter for details on what the maximum allowable frequencies are.
VLPS	The Core Clock and System Clock to the ARM Cortex-M4 core is shut off. System clock to other masters and Bus Clocks are stopped after all stop acknowledge signals from supporting peripherals are valid.
LLS	The Core Clock and System Clock to the ARM Cortex-M4 core is shut off. System clock and Bus Clocks are stopped after all stop acknowledge signals from supporting peripherals are valid. MCU is placed in a low leakage mode by reducing the voltage to internal logic. Internal logic states are retained.
VLLS3	The Core Clock and System Clock to the ARM Cortex-M4 core is shut off. System clock to other masters and Bus Clocks are stopped after all stop acknowledge signals from supporting peripherals are valid. MCU is placed in a low leakage mode by powering down the internal logic. All system RAM contents are retained and I/O states held. FlexRAM contents are not retained. Internal logic states are not retained.

*Table continues on the next page...*

**Table 14-1. Power modes (continued)**

Mode	Description
VLLS2	The Core Clock and System Clock to the ARM Cortex-M4 core is shut off. System clock to other masters and Bus Clocks are stopped after all stop acknowledge signals from supporting peripherals are valid. MCU is placed in a low leakage mode by powering down the internal logic and the system RAM2 partition. The system RAM1 partition contents are retained in this mode. FlexRAM contents are not retained. Internal logic states are not retained. <sup>1</sup>
VLLS1	In ARM architectures, Core Clock and System Clock to the ARM Cortex-M4 core is shut off. System clock to other masters and Bus Clocks are stopped after all stop acknowledge signals from supporting peripherals are valid. MCU is placed in a low leakage mode by powering down the internal logic and all system RAM. A 32-byte register file (available in all modes) contents are retained and I/O states held. FlexRAM contents are not retained. Internal logic states are not retained.

1. See the devices Chip Configuration details for the size and location of the system RAM partitions.

## 14.3 Memory Map and Register Descriptions

Details follow about the registers related to the System Mode Controller.

Different SMC registers reset on different reset types. Each register's description provides details. For more information about the types of reset on this chip, refer to the Reset section details.

### SMC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4007_E000	Power Mode Protection Register (SMC_PMPROT)	8	R/W	00h	<a href="#">14.3.1/367</a>
4007_E001	Power Mode Control Register (SMC_PMCTRL)	8	R/W	00h	<a href="#">14.3.2/369</a>
4007_E002	VLLS Control Register (SMC_VLLSCTRL)	8	R/W	03h	<a href="#">14.3.3/370</a>
4007_E003	Power Mode Status Register (SMC_PMSTAT)	8	R	01h	<a href="#">14.3.4/371</a>

### 14.3.1 Power Mode Protection Register (SMC\_PMPROT)

This register provides protection for entry into any low power run or stop mode. The actual enabling of the low power run or stop mode occurs by configuring the power mode control register (PMCTRL).


The PMPROT register can be written only once after any system reset.

If the MCU is configured for a disallowed or reserved power mode, the MCU remains in its current power mode. For example, if the MCU is in normal RUN mode and AVLP is 0, an attempt to enter VLPR mode using PMCTRL[RUNM] is blocked and the RUNM bits remain 00b, indicating the MCU is still in normal run mode.

**NOTE**

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the Reset section details for more information.

Address: SMC\_PMPROT is 4007\_E000h base + 0h offset = 4007\_E000h



**SMC\_PMPROT field descriptions**

Field	Description
7-6 Reserved	This read-only field is reserved and always has the value zero.
5 AVLP	<p>Allow very low power modes</p> <p>Provided the appropriate control bits are set up in PMCTRL, this write-once bit allows the MCU to enter any very low power modes: VLPR, VLPW, and VLPS.</p> <p>0 VLPR, VLPW and VLPS are not allowed 1 VLPR, VLPW and VLPS are allowed</p>
4 Reserved	This read-only field is reserved and always has the value zero.
3 ALLS	<p>Allow low leakage stop mode</p> <p>This write once bit allows the MCU to enter any low leakage stop mode (LLS) provided the appropriate control bits are set up in PMCTRL.</p> <p>0 LLS is not allowed 1 LLS is allowed</p>
2 Reserved	This read-only field is reserved and always has the value zero.
1 AVLLS	<p>Allow very low leakage stop mode</p> <p>Provided the appropriate control bits are set up in PMCTRL, this write once bit allows the MCU to enter any very low leakage stop mode (VLLSx).</p> <p>0 Any VLLSx mode is not allowed 1 Any VLLSx mode is allowed</p>
0 Reserved	This read-only field is reserved and always has the value zero.

### 14.3.2 Power Mode Control Register (SMC\_PMCTRL)

The PMCTRL register controls entry into low power run and stop modes, provided that the selected power mode is allowed via an appropriate setting of the protection (PMPROT) register.

#### NOTE

This register is reset on Chip POR not VLLS and by reset types that trigger Chip POR not VLLS. It is unaffected by reset types that do not trigger Chip POR not VLLS. See the Reset section details. for more information.

Address: SMC\_PMCTRL is 4007\_E000h base + 1h offset = 4007\_E001h

Bit	7	6	5	4	3	2	1	0
Read	LPWUI		RUNM		0	STOPA		STOPM
Write	LPWUI		RUNM		STOPA		STOPM	
Reset	0	0	0	0	0	0	0	0

#### SMC\_PMCTRL field descriptions

Field	Description
7 LPWUI	<p>Low Power Wake Up on Interrupt</p> <p>Causes the SMC to exit to normal RUN mode when any active MCU interrupt occurs while in a VLP mode (VLPR, VLPW or VLPS).</p> <p><b>NOTE:</b> If VLPS mode was entered directly from RUN mode, the SMC will always exit back to normal RUN mode regardless of the LPWUI setting.</p> <p><b>NOTE:</b> LPWUI should only be modified while the system is in RUN mode i.e. when PMSTAT=RUN.</p> <p>0 The system remains in a VLP mode on an interrupt 1 The system exits to normal RUN mode on an interrupt</p>
6-5 RUNM	<p>Run Mode Control</p> <p>When written, this field causes entry into the selected run mode. Writes to this field are blocked if the protection level has not been enabled using the PMPROT register. This field is cleared by hardware on any exit to normal RUN mode.</p> <p><b>NOTE:</b> RUNM should only be set to VLPR when PMSTAT=RUN. Once written to VLPR, RUNM should not be written back to RUN until PMSTAT=VLPR.</p> <p><b>NOTE:</b> RUNM should only be set to RUN when PMSTAT=VLPR. Once written to RUN, RUNM should not be written back to VLPR until PMSTAT=RUN.</p> <p>00 Normal run mode (RUN) 01 Reserved 10 Very low power run mode (VLPR) 11 Reserved</p>

Table continues on the next page...

**SMC\_PMCTRL field descriptions (continued)**

Field	Description
4 Reserved	This read-only field is reserved and always has the value zero.
3 STOPA	<p>Stop Aborted</p> <p>When set, this read-only status bit indicates an interrupt or reset occurred during the previous stop mode entry sequence, preventing the system from entering that mode. This bit is cleared by hardware at the beginning of any stop mode entry sequence and is set if the sequence was aborted.</p> <p>0 The previous stop mode entry was successful. 1 The previous stop mode entry was aborted.</p>
2-0 STOPM	<p>Stop Mode Control</p> <p>When written, this field controls entry into the selected stop mode when sleep-now or sleep-on-exit mode is entered with SLEEPDEEP=1 . When this field is set to VLLSx, the VLLSCTRL register is used to further select the particular VLLS sub-mode which will be entered. Writes to this field are blocked if the protection level has not been enabled using the PMPROT register. After any system reset, this field is cleared by hardware on any successful write to the PMPROT register.</p> <p>000 Normal stop (STOP) 001 Reserved 010 Very low power stop (VLPS) 011 Low leakage stop (LLS) 100 Very low leakage stop (VLLSx) 101 Reserved 110 Reserved 111 Reserved</p>

**14.3.3 VLLS Control Register (SMC\_VLLSCTRL)**

The VLLSCTRL register selects which VLLSx mode is entered if STOPM=VLLS and controls power to FlexRAM during VLLS2.

**NOTE**

This register is reset on Chip POR not VLLS and by reset types that trigger Chip POR not VLLS. It is unaffected by reset types that do not trigger Chip POR not VLLS. See the Reset section details. for more information.

Address: SMC\_VLLSCTRL is 4007\_E000h base + 2h offset = 4007\_E002h

Bit	7	6	5	4	3	2	1	0
Read	0	0	0	0	0	VLLSM		
Write								
Reset	0	0	0	0	0	0	1	1

## SMC\_VLLSCTRL field descriptions

Field	Description
7–6 Reserved	This read-only field is reserved and always has the value zero.
5 Reserved	This read-only field is reserved and always has the value zero.
4 Reserved	This read-only field is reserved and always has the value zero.
3 Reserved	This read-only field is reserved and always has the value zero.
2–0 VLLSM	<p>VLLS Mode Control</p> <p>This field controls which VLLS sub-mode to enter if STOPM=VLLS.</p> <p>000 Reserved  001 VLLS1  010 VLLS2  011 VLLS3  100 Reserved  101 Reserved  110 Reserved  111 Reserved</p>

### 14.3.4 Power Mode Status Register (SMC\_PMSTAT)

PMSTAT is a read-only, one-hot register which indicates the current power mode of the system.

#### NOTE

This register is reset on Chip POR not VLLS and by reset types that trigger Chip POR not VLLS. It is unaffected by reset types that do not trigger Chip POR not VLLS. See the Reset section details. for more information.

Address: SMC\_PMSTAT is 4007\_E000h base + 3h offset = 4007\_E003h

Bit	7	6	5	4	3	2	1	0
Read	0	PMSTAT						
Write								
Reset	0	0	0	0	0	0	0	1


## SMC\_PMSTAT field descriptions

Field	Description
7 Reserved	This read-only field is reserved and always has the value zero.
6-0 PMSTAT	<p><b>NOTE:</b> When debug is enabled, the PMSTAT will not update to STOP or VLPS</p> <p>000_0001 Current power mode is RUN  000_0010 Current power mode is STOP  000_0100 Current power mode is VLPR  000_1000 Current power mode is VLPW  001_0000 Current power mode is VLPS  010_0000 Current power mode is LLS  100_0000 Current power mode is VLLS</p>

## 14.4 Functional Description

### 14.4.1 Power Mode Transitions

The following figure shows the power mode state transitions available on the chip. Any reset always brings the MCU back to the normal run state.



**Figure 14-5. Power Mode State Diagram**

The following table defines triggers for the various state transitions shown in the previous figure.

**Table 14-7. Power mode transition triggers**

Transition #	From	To	Trigger Conditions
1	RUN	WAIT	Sleep-now or sleep-on-exit modes entered with SLEEPDEEP clear, controlled in System Control Register in ARM core See note. <sup>1</sup>
	WAIT	RUN	Interrupt or Reset

*Table continues on the next page...*

Table 14-7. Power mode transition triggers (continued)

Transition #	From	To	Trigger Conditions
2	RUN	STOP	Sleep-now or sleep-on-exit modes entered with SLEEPDEEP set, controlled in System Control Register in ARM core See note. <sup>1</sup>
	STOP	RUN	Interrupt or Reset
3	RUN	VLPR	Reduce system, bus and core frequency to 2 MHz or less, Flash access limited to 1MHz. Set PMPROT[AVLP]=1, PMCTRL[RUNM]=10.
	VLPR	RUN	Set PMCTRL[RUNM]=00 or Interrupt with PMCTRL[LPWUI] =1 or Reset.
4	VLPR	VLPW	Sleep-now or sleep-on-exit modes entered with SLEEPDEEP clear, controlled in System Control Register in ARM core See note. <sup>1</sup>
	VLPW	VLPR	Interrupt with PMCTRL[LPWUI]=0
5	VLPW	RUN	Interrupt with PMCTRL[LPWUI]=1 or Reset
6	VLPR	VLPS	PMCTRL[STOPM]=000 or 010, Sleep-now or sleep-on-exit modes entered with SLEEPDEEP set, controlled in System Control Register in ARM core See note. <sup>1</sup>
	VLPS	VLPR	Interrupt with PMCTRL[LPWUI]=0 <b>NOTE:</b> If VLPS was entered directly from RUN, hardware will not allow this transition and will force exit back to RUN
7	RUN	VLPS	PMPROT[AVLP]=1, PMCTRL[STOPM]=010, Sleep-now or sleep-on-exit modes entered with SLEEPDEEP set, controlled in System Control Register in ARM core See note. <sup>1</sup>
	VLPS	RUN	Interrupt with PMCTRL[LPWUI]=1 or Interrupt with PMCTRL[LPWUI]=0 and VLPS mode was entered directly from RUN or Reset
8	RUN	VLLSx	PMPROT[AVLLS]=1, PMCTRL[STOPM]=100, VLLSCTRL[VLLSM]=x (VLLSx), Sleep-now or sleep-on-exit modes entered with SLEEPDEEP set, controlled in System Control Register in ARM core
	VLLSx	RUN	Wakeup from enabled LLWU input source or RESET pin
9	VLPR	VLLSx	PMPROT[AVLLS]=1, PMCTRL[STOPM]=100, VLLSCTRL[VLLSM]=x (VLLSx), Sleep-now or sleep-on-exit modes entered with SLEEPDEEP set, controlled in System Control Register in ARM core

Table continues on the next page...

**Table 14-7. Power mode transition triggers (continued)**

Transition #	From	To	Trigger Conditions
10	RUN	LLS	PMPROT[ALLS]=1, PMCTRL[STOPM]=011, Sleep-now or sleep-on-exit modes entered with SLEEPDEEP set, controlled in System Control Register in ARM core
	LLS	RUN	Wakeup from enabled LLWU input source or RESET pin
11	VLPR	LLS	PMPROT[ALLS]=1, PMCTRL[STOPM]=011, Sleep-now or sleep-on-exit modes entered with SLEEPDEEP set, controlled in System Control Register in ARM core

1. If debug is enabled, the core clock remains to support debug.

## 14.4.2 Power Mode Entry/Exit Sequencing

When entering or exiting low power modes, the system must conform to an orderly sequence to manage transitions safely. The SMC manages the system's entry to and exit from all power modes. The following diagram illustrates the connections of the SMC with other system components in the chip that are necessary to sequence the system through all power modes.




Figure 14-6. Low power system components and connections

### 14.4.2.1 Stop Mode Entry Sequence

Entry to a low power stop mode (STOP, VLPS, LLS, VLLSx) is initiated by CPU execution of the WFI instruction. After the instruction is executed, the following sequence occurs:

1. The CPU clock is gated off immediately.
2. Requests are made to all non-CPU bus masters to enter stop mode.
3. After all masters have acknowledged they are ready to enter stop mode, requests are made to all bus slaves to enter stop mode.
4. After all slaves have acknowledged they are ready to enter stop mode, all system and bus clocks are gated off.
5. Clock generators are disabled in the MCG.
6. The on-chip regulator in the PMC and internal power switches are configured to meet the power consumption goals for the targeted low power mode.

### 14.4.2.2 Stop Mode Exit Sequence

Exit from a low power stop mode is initiated by either a reset or an interrupt event. The following sequence then executes to restore the system to a run mode (RUN or VLPR):

1. The on-chip regulator in the PMC and internal power switches are restored.
2. Clock generators are enabled in the MCG.
3. System and bus clocks are enabled to all masters and slaves.
4. The CPU clock is enabled and the CPU begins servicing the reset or interrupt that initiated the exit from the low power stop mode.

### 14.4.2.3 Aborted Stop Mode Entry

If an interrupt or a reset occurs during a stop entry sequence, the SMC can abort the transition early and return to RUN mode without completely entering the stop mode. An aborted entry is only possible if the reset or interrupt occurs before the PMC begins the transition to stop mode regulation. After this point, the interrupt or reset is ignored until the PMC has completed its transition to stop mode regulation. When an aborted stop mode entry sequence occurs, the SMC's PMCTRL[STOPA] bit is set to 1.

#### Restriction

Aborted entry to a stop mode is not supported when an interrupt occurs during a transition from VLPR mode to any stop mode.

### 14.4.2.4 Transition to Wait Modes

For wait modes (WAIT and VLPW), the CPU clock is gated off with all other clocking continuing, as in RUN and VLPR mode operation. Some modules that support stop-in-wait functionality have their clocks disabled in these configurations.

### 14.4.2.5 Transition from Stop Modes to Debug Mode

The debugger module supports a transition from STOP, WAIT, VLPS, and VLPW back to a Halted state when the debugger has been enabled (ENBDM is 1). As part of this transition, system clocking is re-established and is equivalent to the normal RUN and VLPR mode clocking configuration.

### 14.4.3 Run Modes

The device contains two different run modes:

- Run
- Very low power run (VLPR)

#### 14.4.3.1 RUN Mode

This is the normal operating mode for the device.

This mode is selected after any reset. When the ARM processor exits reset, it sets up the stack, program counter (PC), and link register (LR):

- The processor reads the start SP (SP\_main) from vector-table offset 0x000
- The processor reads the start PC from vector-table offset 0x004
- LR is set to 0xFFFF\_FFFF.

To reduce power in this mode, disable unused modules by clearing the peripherals corresponding clock gating control bit in the SIM's registers.

#### 14.4.3.2 Very Low Power Run (VLPR) Mode

In VLPR mode, the on-chip voltage regulator is put into a stop mode regulation state. In this state, the regulator is designed to supply enough current to the MCU over a reduced frequency. To further reduce power in this mode, disable the clocks to unused modules using the peripherals' corresponding clock gating control bits in the SIM's registers.

Before entering this mode, the following conditions must be met:

- The MCG must be configured in a mode which is supported during VLPR. See the Power Management details for information about these MCG modes.
- The maximum frequencies of the system, bus, flash, and core are restricted. See the Power Management details about which frequencies are supported.
- Mode protection must be set to allow VLP modes (PMPROT[AVLP] is 1).
- PMCTRL[RUNM] is set to 10b to enter VLPR.
- Flash programming/erasing is not allowed.

While in VLPR mode, the regulator is slow responding and cannot manage fast load transitions. Therefore, do not change the clock frequency. In addition, do not modify the clock source or BDIV in the MCG module, the module clock enables in the SIM, or any clock divider registers.

To re-enter normal run mode, simply clear RUNM. The PMSTAT register is a read-only status register that can be used to determine when the system has completed an exit to RUN mode. When PMSTAT=RUN, the system is in run regulation mode and the MCU can run at full speed in any clock mode. If a higher execution frequency is desired, poll the PMSTAT register until it is set to RUN when returning from VLPR mode.

VLPR mode also provides the option to return to run regulation if any interrupt occurs. Implement this option by setting the low power wakeup on interrupt (LPWUI) bit in the PMCTRL register. Any reset always causes an exit from VLPR and returns the device to RUN mode after the MCU exits its reset flow. The RUNM bits are cleared by hardware on any interrupt when LPWUI is set or on any reset.

#### 14.4.4 Wait Modes

This device contains two different wait modes:

- Wait
- Very low power wait (VLPW)

##### 14.4.4.1 WAIT Mode

WAIT mode is entered when the ARM core enters the "sleep-now" or "sleep-on-exit" modes while SLEEDEEP is cleared. The ARM CPU enters a low-power state in which it is not clocked, but peripherals continue to be clocked provided they are enabled and clock gating to the peripheral is enabled via the SIM.

When an interrupt request occurs, the CPU exits WAIT mode and resumes processing in RUN mode, beginning with the stacking operations leading to the interrupt service routine.

A system reset will cause an exit from WAIT mode, returning the device to normal RUN mode.

##### 14.4.4.2 Very Low Power Wait (VLPW) Mode

VLPW is entered by the entering the "sleep-now" or "sleep-on-exit" mode while SLEEPDEEP is cleared and the MCU is in VLPR mode.

In VLPW, the on-chip voltage regulator remains in its stop regulation state. In this state, the regulator is designed to supply enough current to the MCU over a reduced frequency. To further reduce power in this mode, disable the clocks to unused modules by clearing the peripherals' corresponding clock gating control bits in the SIM.

VLPR mode restrictions also apply to VLPW.

VLPW mode provides the option to return to full-regulated normal RUN mode if any enabled interrupt occurs. This is done by setting the low power wake up on interrupt (LPWUI) bit in the PMCTRL register. Wait for the PMSTAT register to set to RUN before increasing the frequency.

If the LPWUI bit is clear, when an interrupt from VLPW occurs, the device returns to VLPR mode to execute the interrupt service routine.

A system reset will cause an exit from WAIT mode, returning the device to normal RUN mode.

### 14.4.5 Stop Modes

This device contains a variety of stop modes to meet your application needs. The stop modes range from:

- a stopped CPU, with all I/O, logic and memory states retained, certain asynchronous mode peripherals operating

to:

- a powered down CPU, with only I/O and a small register file retained, very few asynchronous mode peripherals operating, while the remainder of the MCU is powered down

The choice of stop mode depends upon the user's application, where power usage and state retention versus functional needs are traded off.

The various stop modes are selected by setting the appropriate bits in the power mode protection (PMPROT) and power mode control (PMCTRL) registers. The selected stop mode is entered during the sleep-now or sleep-on-exit entry with with the SLEEPDEEP bit set in the System Control Register in the ARM core.

The available stop modes are:

- Normal stop (STOP)
- Very low power stop (VLPS)
- Low leakage stop (LLS)
- Very low leakage stop (VLLSx)

### 14.4.5.1 STOP Mode

STOP mode is entered via the sleep-now or sleep-on-exit with the SLEEPDEEP bit set in the System Control Register in the ARM core.

The MCG module can be configured to leave the reference clocks running.

A module capable of providing an asynchronous interrupt to the device takes the device out of STOP mode and returns the device to normal RUN mode. Refer to the device's Power Management chapter for peripheral, I/O, and memory operation in STOP mode. When an interrupt request occurs, the CPU exits STOP mode and resumes processing, beginning with the stacking operations leading to the interrupt service routine.

A system reset will cause an exit from STOP mode, returning the device to normal RUN mode via a MCU reset.

### 14.4.5.2 Very Low Power Stop (VLPS) Mode

VLPS mode can be entered in one of two ways:

- Entry into stop via the sleep-now or sleep-on-exit with the SLEEPDEEP bit set in the System Control Register in the ARM core while the MCU is in VLPR mode and STOPM=010 or 000 in the PMCTRL register.
- Entry into stop via the sleep-now or sleep-on-exit with the SLEEPDEEP bit set in the System Control Register in the ARM core while the MCU is in normal RUN mode and STOPM=010 in the PMCTRL register. Note, when VLPS is entered directly from RUN mode, exit to VLPR is disabled by hardware and the system will always exit back to RUN.

In VLPS, the on-chip voltage regulator remains in its stop regulation state as in VLPR.

A module capable of providing an asynchronous interrupt to the device takes the device out of VLPS and returns the device to VLPR mode provided the LPWUI bit is clear.

If LPWUI is set, the device returns to normal RUN mode upon an interrupt request. The PMSTAT register must be set to RUN before allowing the system to return to a frequency higher than that allowed in VLPR mode.

A system reset will also cause a VLPS exit, returning the device to normal RUN mode.

### 14.4.5.3 Low-Leakage Stop (LLS) Mode

Low leakage stop (LLS) mode can be entered from normal RUN or VLPR modes.

The MCU enters LLS mode if:

- In sleep-now or sleep-on-exit mode, the SLEEPDEEP bit is set in the System Control Register in the ARM core, and
- The device is configured as per [Table 14-7](#).

In LLS, the on-chip voltage regulator is in stop regulation. Most of the peripherals are put in a state-retention mode that does not allow them to operate while in LLS.

Before entering LLS mode, user should configure the low leakage wake up (LLWU) module to enable the desired wakeup sources. The available wakeup sources in LLS are detailed in the Chip Configuration details for this device.

After wakeup from LLS, the device returns to normal RUN mode with a pending LLWU module interrupt. In the LLWU interrupt service routine (ISR), user can poll the LLWU module wakeup flags to determine the source of the wakeup.

#### NOTE

The LLWU interrupt must not be masked by the interrupt controller to avoid a scenario where the system does not fully exit stop mode on an LLS recovery.

An asserted  $\overline{\text{RESET}}$  pin will cause an exit from LLS mode returning the device to normal RUN mode. When LLS is exiting via the  $\overline{\text{RESET}}$  pin, the PIN and WAKEUP bits are set in the SRS0 register of the reset control module (RCM).

### 14.4.5.4 Very Low-Leakage Stop (VLLSx) Modes

This device contains three very low leakage modes: VLLS3, VLLS2, and VLLS1. VLLSx is often used in this document to refer to all three VLLS3, VLLS2 and VLLS1 modes.

All VLLSx modes can be entered from normal RUN or VLPR modes.

The MCU enters the configured VLLS mode if:

- In sleep-now or sleep-on-exit mode, the SLEEPDEEP bit is set in the System Control Register in the ARM core, and
- The device is configured as per [Table 14-7](#).

In VLLS, the on-chip voltage regulator is in its stop-regulation state while most digital logic is powered off.

In VLLS, configure the LLWU module to enable the desired wakeup sources. The available wakeup sources in VLLS are detailed LLWU's Chip Configuration details for this device.

When entering VLLS, each I/O pin is latched as configured before executing VLLS. Since all digital logic in the MCU is powered off, all port and peripheral data is lost during VLLS. This information must be restored before ACKISO bit in the PMC is set.

An asserted  $\overline{\text{RESET}}$  pin will cause an exit from any VLLS mode returning the device to normal RUN mode. When exiting VLLS via the  $\overline{\text{RESET}}$  pin, the PIN and WAKEUP bits are set in the SRS0 register of the reset control module (RCM).

### 14.4.6 Debug in Low Power Modes

When the MCU is secure the device disables/limits debugger operation. When the MCU is unsecure, the ARM debugger can assert two power-up request signals:

- System power up (SYSPWR bit in the Debug Port Control/Stat register)
- Debug power up (CDBGPWRUPREQ bit in the Debug Port Control/Stat register)

When asserted while in RUN, WAIT, VLPR, or VLPW, the Mode Controller drives a corresponding acknowledge for each signal (CDBGPWRUPACK, CSYSPWRUPACK). When both requests are asserted, the Mode Controller handles attempts to enter STOP and VLPS by entering an emulated stop state. In this emulated stop state:

- The regulator is in run regulation,
- The MCG-generated clock source is enabled,
- All system clocks, except core clock, are disabled,
- The debug module has access to core registers, and
- Access to the on-chip peripherals is blocked.

No debug is available while the MCU is in LLS or VLLS modes. LLS is a state-retention mode and all debug operation can continue after waking from LLS, even in cases where system wakeup is due to a system reset event.

Entering into a VLLS mode causes all the debug controls and settings to be powered off. To give time to the debugger to sync with the MCU, the MDM AP Control Register includes a Very Low Leakage Debug Request (VLLDBGREQ) bit that is set to configure the Reset Controller logic to hold the system in reset after the next recovery from a VLLS mode. This bit allows the debugger time to re-initialize the debug module before the debug session continues.

## Functional Description

The MDM AP Control Register also includes a Very Low Leakage Debug Acknowledge (VLLDBGACK) bit that is set to release the ARM core being held in reset following a VLLS recovery. The debugger re-initializes all debug IP and then asserts the VLLDBGACK control bit to allow the RCM to release the ARM core from reset and allow CPU operation to begin.

The VLLDBGACK bit is cleared by the debugger (or can be left set as is) or clears automatically due to the reset generated as part of the next VLLS recovery.

# Chapter 15

## Power Management Controller

### 15.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The PMC contains the internal voltage regulator, power on reset (POR), and low voltage detect system.

### 15.2 Features

- Internal voltage regulator
- Active POR providing brown-out detect
- Low-voltage detect supporting two low-voltage trip points with four warning levels per trip point

### 15.3 Low-Voltage Detect (LVD) System

This device includes a system to protect against low-voltage conditions to protect memory contents and control MCU system states during supply voltage variations. The system is comprised of a power-on reset (POR) circuit and a LVD circuit with a user-selectable trip voltage: high ( $V_{LV\text{DH}}$ ) or low ( $V_{LV\text{DL}}$ ). The trip voltage is selected by the  $LV\text{DSC1}[LV\text{DV}]$  bits. The LVD is disabled upon entering  $VLPx$ ,  $LLS$ , and  $VLLSx$  modes.

Two flags are available to indicate the status of the low-voltage detect system:

- The low voltage detect flag (LVDF) operates in a level sensitive manner. The LVDF bit is set when the supply voltage falls below the selected trip point ( $V_{LV\text{D}}$ ). The

LVDF bit is cleared by writing one to the LVDACK bit, but only if the internal supply has returned above the trip point; otherwise, the LVDF bit remains set.

- The low voltage warning flag (LVWF) operates in a level sensitive manner. The LVWF bit is set when the supply voltage falls below the selected monitor trip point (VLVW). The LVWF bit is cleared by writing one to the LVWACK bit, but only if the internal supply has returned above the trip point; otherwise, the LVWF bit remains set.

### 15.3.1 LVD Reset Operation

By setting the LVDRE bit, the LVD generates a reset upon detection of a low voltage condition. The low voltage detection threshold is determined by the LVDV bits. After an LVD reset occurs, the LVD system holds the MCU in reset until the supply voltage rises above this threshold. The LVD bit in the SRS register is set following an LVD or power-on reset.

### 15.3.2 LVD Interrupt Operation

By configuring the LVD circuit for interrupt operation (LVDIE set and LVDRE clear), LVDSC1[LVDF] is set and an LVD interrupt request occurs upon detection of a low voltage condition. The LVDF bit is cleared by writing one to the LVDSC1[LVDACK] bit.

### 15.3.3 Low-Voltage Warning (LVW) Interrupt Operation

The LVD system contains a low voltage warning flag (LVWF) to indicate that the supply voltage is approaching, but is above, the LVD voltage. The LVW also has an interrupt, which is enabled by setting the LVDSC2[LVWIE] bit. If enabled, an LVW interrupt request occurs when the LVWF is set. LVWF is cleared by writing one to the LVDSC2[LVWACK] bit.

The LVDSC2[LVWV] bits select one of four trip voltages:

- Highest ( $V_{LVW4}$ )
- Two mid-levels ( $V_{LVW3}$  and  $V_{LVW2}$ )
- Lowest ( $V_{LVW1}$ )

## 15.4 I/O Retention

When in LLS mode, the I/O pins are held in their input or output state. Upon wakeup, the power management control (PMC) is re-enabled, goes through a power up sequence to full regulation, and releases the logic from state retention mode. The I/O are released immediately after a wakeup or reset event. In the case of LLS exit via a RESET pin, the I/O default to their reset state.

When in VLLS modes, the I/O states are held on a wakeup event (with the exception of wakeup by reset event) until the wakeup has been acknowledged via a write to the ACKISO bit. In the case of VLLS exit via a RESET pin, the I/O are released and default to their reset state. In this case, no write to the ACKISO is needed.

## 15.5 Memory Map and Register Descriptions

PMC register details follow.

### NOTE

Different portions of PMC registers are reset only by particular reset types. Each register's description provides details. For more information about the types of reset on this chip, refer to the Reset section details.

PMC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4007_D000	Low Voltage Detect Status and Control 1 Register (PMC_LVDSC1)	8	R/W	10h	<a href="#">15.5.1/388</a>
4007_D001	Low Voltage Detect Status and Control 2 Register (PMC_LVDSC2)	8	R/W	00h	<a href="#">15.5.2/389</a>
4007_D002	Regulator Status and Control Register (PMC_REGSC)	8	R/W	04h	<a href="#">15.5.3/390</a>

### 15.5.1 Low Voltage Detect Status and Control 1 Register (PMC\_LVDSC1)

This register contains status and control bits to support the low voltage detect function. This register should be written during the reset initialization program to set the desired controls even if the desired settings are the same as the reset settings.

While the device is in the very low power or low leakage modes, the LVD system is disabled regardless of LVDSC1 settings. To protect systems that must have LVD always on, configure the SMC's power mode protection register (PMPROT) to disallow any very low power or low leakage modes from being enabled.

See the device's data sheet for the exact LVD trip voltages.

#### NOTE

The LVDV bits are reset solely on a POR Only event. The register's other bits are reset on Chip Reset not VLLS. For more information about these reset types, refer to the Reset section details.

Address: PMC\_LVDSC1 is 4007\_D000h base + 0h offset = 4007\_D000h

Bit	7	6	5	4	3	2	1	0
Read	LVDF	0	LVDIE	LVDRE	0		LVDV	
Write		LVDACK						
Reset	0	0	0	1	0	0	0	0

PMC\_LVDSC1 field descriptions

Field	Description
7 LVDF	Low-Voltage Detect Flag  This read-only status bit indicates a low-voltage detect event.  0 Low-voltage event not detected 1 Low-voltage event detected
6 LVDACK	Low-Voltage Detect Acknowledge  This write-only bit is used to acknowledge low voltage detection errors (write 1 to clear LVDF). Reads always return 0.
5 LVDIE	Low-Voltage Detect Interrupt Enable  Enables hardware interrupt requests for LVDF.  0 Hardware interrupt disabled (use polling) 1 Request a hardware interrupt when LVDF = 1.

Table continues on the next page...

### PMC\_LVDSC1 field descriptions (continued)

Field	Description
4 LVDRE	<p>Low-Voltage Detect Reset Enable</p> <p>This write-once bit enables LVDF events to generate a hardware reset. Additional writes are ignored.</p> <p>0 LVDF does not generate hardware resets 1 Force an MCU reset when LVDF = 1</p>
3–2 Reserved	This read-only field is reserved and always has the value zero.
1–0 LVDV	<p>Low-Voltage Detect Voltage Select</p> <p>Selects the LVD trip point voltage (<math>V_{LVD}</math>).</p> <p>00 Low trip point selected (<math>V_{LVD} = V_{LVDL}</math>) 01 High trip point selected (<math>V_{LVD} = V_{LVDH}</math>) 10 Reserved 11 Reserved</p>

### 15.5.2 Low Voltage Detect Status and Control 2 Register (PMC\_LVDSC2)

This register contains status and control bits to support the low voltage warning function.

While the device is in the very low power or low leakage modes, the LVD system is disabled regardless of LVDSC2 settings.

See the device's data sheet for the exact LVD trip voltages.

#### NOTE

The LVW trip voltages depend on LVWV and LVDV bits.

#### NOTE

The LVWV bits are reset solely on a POR Only event. The register's other bits are reset on Chip Reset not VLLS. For more information about these reset types, refer to the Reset section details.

Address: PMC\_LVDSC2 is 4007\_D000h base + 1h offset = 4007\_D001h

Bit	7	6	5	4	3	2	1	0
Read	LVWF	0	LVWIE	0		LVWV		
Write	LVWACK		LVWIE				LVWV	
Reset	0	0	0	0	0	0	0	0

## PMC\_LVDSC2 field descriptions

Field	Description
7 LVWF	<p>Low-Voltage Warning Flag</p> <p>This read-only status bit indicates a low-voltage warning event. LVWF is set when <math>V_{Supply}</math> transitions below the trip point or after reset and <math>V_{Supply}</math> is already below <math>V_{LVW}</math>.</p> <p>0 Low-voltage warning event not detected 1 Low-voltage warning event detected</p>
6 LVWACK	<p>Low-Voltage Warning Acknowledge</p> <p>This write-only bit is used to acknowledge low voltage warning errors (write 1 to clear LVWF). Reads always return 0.</p>
5 LVWIE	<p>Low-Voltage Warning Interrupt Enable</p> <p>Enables hardware interrupt requests for LVWF.</p> <p>0 Hardware interrupt disabled (use polling) 1 Request a hardware interrupt when LVWF = 1.</p>
4–2 Reserved	This read-only field is reserved and always has the value zero.
1–0 LVWV	<p>Low-Voltage Warning Voltage Select</p> <p>Selects the LVW trip point voltage (<math>V_{LVW}</math>). The actual voltage for the warning depends on LVDSC1[LVDV].</p> <p>00 Low trip point selected (<math>V_{LVW} = V_{LVW1}</math>) 01 Mid 1 trip point selected (<math>V_{LVW} = V_{LVW2}</math>) 10 Mid 2 trip point selected (<math>V_{LVW} = V_{LVW3}</math>) 11 High trip point selected (<math>V_{LVW} = V_{LVW4}</math>)</p>

### 15.5.3 Regulator Status and Control Register (PMC\_REGSC)

The power management controller contains an internal voltage regulator. The voltage regulator design uses a bandgap reference that is also available through a buffer as input to certain internal peripherals, such as the CMP and ADC. The internal regulator provides a status bit (REGONS) indicating the regulator is in run regulation.

#### NOTE

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. See the Reset section for more information.

Address: PMC\_REGSC is 4007\_D000h base + 2h offset = 4007\_D002h

Bit	7	6	5	4	3	2	1	0
Read	0				ACKISO	REGONS	Reserved	BGBE
Write					w1c			
Reset	0	0	0	0	0	1	0	0

**PMC\_REGSC field descriptions**

Field	Description
7–4 Reserved	This read-only field is reserved and always has the value zero.
3 ACKISO	<p>Acknowledge Isolation</p> <p>Reading this bit indicates whether certain peripherals and the I/O pads are in a latched state as a result of having been in a VLLS mode. Writing one to this bit when it is set releases the I/O pads and certain peripherals to their normal run mode state.</p> <p><b>NOTE:</b> After recovering from a VLLS mode, user should restore chip configuration before clearing ACKISO. In particular, pin configuration for enabled LLWU wakeup pins should be restored to avoid any LLWU flag from being falsely set when ACKISO is cleared.</p> <p>0 Peripherals and I/O pads are in normal run state 1 Certain peripherals and I/O pads are in an isolated and latched state</p>
2 REGONS	<p>Regulator in Run Regulation Status</p> <p>This read-only bit provides the current status of the internal voltage regulator.</p> <p>0 Regulator is in stop regulation or in transition to/from it 1 Regulator is in run regulation</p>
1 Reserved	<p>This field is reserved.</p> <p><b>NOTE:</b> This reserved bit must remain cleared (set to 0).</p>
0 BGBE	<p>Bandgap Buffer Enable</p> <p>Enables the bandgap buffer.</p> <p>0 Bandgap buffer not enabled 1 Bandgap buffer enabled</p>



# Chapter 16

## Low-Leakage Wake-up Unit (LLWU)

### 16.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The LLWU module allows the user to select up to 16 external pin sources and up to 8 internal modules as a wakeup source from low-leakage power modes. The input sources are described in the device's Chip Configuration details. Each of the available wakeup sources can be individually enabled.

The  $\overline{\text{RESET}}$  pin is an additional source for triggering an exit from low-leakage power modes and causes the MCU to exit both LLS and VLLS through a reset flow. The `LLWU_RST[LLRSTE]` bit must be set to allow an exit from low-leakage modes via the  $\overline{\text{RESET}}$  pin. On a device where the  $\overline{\text{RESET}}$  pin is shared with other functions, the explicit port mux control register must be set for the  $\overline{\text{RESET}}$  pin before the  $\overline{\text{RESET}}$  pin can be used as a low-leakage reset source.

The LLWU module also includes three optional digital pin filters: two for the external wakeup pins and one for the  $\overline{\text{RESET}}$  pin.

#### 16.1.1 Features

The LLWU module features include:

- Supports up to 16 external input pins and up to 8 internal modules with individual enable bits
- Input sources may be external pins or from internal peripherals capable of running in LLS or VLLS. See the Chip Configuration information for wakeup input sources for this device.

- Each external pin wakeup input is programmable as falling edge, rising edge, or any change
- Wakeup inputs are activated if enabled once MCU enters a low-leakage power mode
- Optional digital filters provided to qualify an external pin detect and  $\overline{\text{RESET}}$  pin detect.

### 16.1.2 Modes of operation

The LLWU module becomes functional on entry into a low-leakage power mode. After recovery from LLS, the LLWU is then immediately disabled. After recovery from VLLS, the LLWU continues to detect wakeup events until the user has acknowledged the wakeup via a write to the PMC\_REGSC[ACKISO] bit.

#### 16.1.2.1 LLS mode

The LLWU module provides up to 16 external wakeup inputs and up to 8 internal module wakeup inputs. In addition, an LLS reset event can be initiated via assertion of the  $\overline{\text{RESET}}$  pin.

Wakeup events due to external wakeup inputs and internal module wakeup inputs result in an interrupt flow when exiting LLS. A reset event due to  $\overline{\text{RESET}}$  pin assertion results in a reset flow when exiting LLS.

#### NOTE

The LLWU interrupt must not be masked by the interrupt controller to avoid a scenario where the system does not fully exit stop mode on an LLS recovery.

#### 16.1.2.2 VLLS modes

The LLWU module provides up to 16 external wakeup inputs and up to 8 internal module wakeup inputs. In addition, a VLLS reset event can be initiated via assertion of the  $\overline{\text{RESET}}$  pin. All wakeup and reset events result in VLLS exit via a reset flow.

#### 16.1.2.3 Non-low leakage modes

The LLWU is not active in all non-low leakage modes where detection and control logic are in a static state. The LLWU registers are accessible in non-low leakage modes and are available for configuring and reading status when bus transactions are possible.

When the  $\overline{\text{RESET}}$  pin filter or wakeup pin filters are enabled, filter operation begins immediately. If a low leakage mode is entered within 5 LPO clock cycles of an active edge, the edge event will be detected by the LLWU. For  $\overline{\text{RESET}}$  pin filtering, this means there is no restart to the minimum LPO cycle duration as the filtering transitions from a non-low leakage filter (implemented in the RCM) to the LLWU filter.

#### 16.1.2.4 Debug mode

When the chip is in debug mode and then enters LLS or a VLLSx mode, no debug logic works in the fully functional low leakage mode. Upon an exit from the LLS or VLLSx mode, the LLWU becomes inactive.

#### 16.1.3 Block diagram

The following figure is the block diagram for the LLWU module.




Figure 16-1. LLWU block diagram

## 16.2 LLWU Signal Descriptions

The signal properties of LLWU are shown in the following table. The external wakeup input pins can be enabled to detect either rising edge, falling edge, or on any change.

Table 16-1. LLWU Signal Descriptions

Signal	Description	I/O
LLWU_Pn	Wakeup inputs (n = 0-15)	I

## 16.3 Memory map/register definition

The LLWU includes the following registers:

- Five 8-bit wakeup source enable registers
  - Enable external pin input sources
  - Enable internal peripheral sources
- Three 8-bit wakeup flag registers
  - Indication of wakeup source that caused exit from a low-leakage power mode includes external pin or internal module interrupt
- Two 8-bit wakeup pin filter enable registers
- One 8-bit RESET pin filter enable register

### NOTE

All LLWU registers are reset by Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. Each register's displayed reset value represents this subset of reset types. LLWU registers are unaffected by reset types that do not trigger Chip Reset not VLLS. For more information about the types of reset on this chip, refer to the [Reset](#) details.

### LLWU memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4007_C000	LLWU Pin Enable 1 Register (LLWU_PE1)	8	R/W	00h	<a href="#">16.3.1/398</a>
4007_C001	LLWU Pin Enable 2 Register (LLWU_PE2)	8	R/W	00h	<a href="#">16.3.2/399</a>
4007_C002	LLWU Pin Enable 3 Register (LLWU_PE3)	8	R/W	00h	<a href="#">16.3.3/400</a>
4007_C003	LLWU Pin Enable 4 Register (LLWU_PE4)	8	R/W	00h	<a href="#">16.3.4/401</a>
4007_C004	LLWU Module Enable Register (LLWU_ME)	8	R/W	00h	<a href="#">16.3.5/402</a>
4007_C005	LLWU Flag 1 Register (LLWU_F1)	8	R/W	00h	<a href="#">16.3.6/404</a>
4007_C006	LLWU Flag 2 Register (LLWU_F2)	8	R/W	00h	<a href="#">16.3.7/406</a>
4007_C007	LLWU Flag 3 Register (LLWU_F3)	8	R/W	00h	<a href="#">16.3.8/407</a>
4007_C008	LLWU Pin Filter 1 Register (LLWU_FILT1)	8	R/W	00h	<a href="#">16.3.9/409</a>
4007_C009	LLWU Pin Filter 2 Register (LLWU_FILT2)	8	R/W	00h	<a href="#">16.3.10/410</a>
4007_C00A	LLWU Reset Enable Register (LLWU_RST)	8	R/W	02h	<a href="#">16.3.11/411</a>

### 16.3.1 LLWU Pin Enable 1 Register (LLWU\_PE1)

LLWU\_PE1 contains the bit field to enable and select the edge detect type for the external wakeup input pins LLWU\_P3-LLWU\_P0.

#### NOTE

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_PE1 is 4007\_C000h base + 0h offset = 4007\_C000h

Bit	7	6	5	4	3	2	1	0
Read	WUPE3		WUPE2		WUPE1		WUPE0	
Write								
Reset	0	0	0	0	0	0	0	0

#### LLWU\_PE1 field descriptions

Field	Description
7-6 WUPE3	<p>Wakeup Pin Enable for LLWU_P3</p> <p>Enables and configures the edge detection for the wakeup pin.</p> <p>00 External input pin disabled as wakeup input            01 External input pin enabled with rising edge detection            10 External input pin enabled with falling edge detection            11 External input pin enabled with any change detection</p>
5-4 WUPE2	<p>Wakeup Pin Enable for LLWU_P2</p> <p>Enables and configures the edge detection for the wakeup pin.</p> <p>00 External input pin disabled as wakeup input            01 External input pin enabled with rising edge detection            10 External input pin enabled with falling edge detection            11 External input pin enabled with any change detection</p>
3-2 WUPE1	<p>Wakeup Pin Enable for LLWU_P1</p> <p>Enables and configures the edge detection for the wakeup pin.</p> <p>00 External input pin disabled as wakeup input            01 External input pin enabled with rising edge detection            10 External input pin enabled with falling edge detection            11 External input pin enabled with any change detection</p>
1-0 WUPE0	<p>Wakeup Pin Enable for LLWU_P0</p> <p>Enables and configures the edge detection for the wakeup pin.</p>

*Table continues on the next page...*

**LLWU\_PE1 field descriptions (continued)**

Field	Description
00	External input pin disabled as wakeup input
01	External input pin enabled with rising edge detection
10	External input pin enabled with falling edge detection
11	External input pin enabled with any change detection

**16.3.2 LLWU Pin Enable 2 Register (LLWU\_PE2)**

LLWU\_PE2 contains the bit field to enable and select the edge detect type for the external wakeup input pins LLWU\_P7-LLWU\_P4.

**NOTE**

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_PE2 is 4007\_C000h base + 1h offset = 4007\_C001h

Bit	7	6	5	4	3	2	1	0
Read	WUPE7		WUPE6		WUPE5		WUPE4	
Write								
Reset	0	0	0	0	0	0	0	0

**LLWU\_PE2 field descriptions**

Field	Description
7-6 WUPE7	Wakeup Pin Enable for LLWU_P7  Enables and configures the edge detection for the wakeup pin.  00 External input pin disabled as wakeup input 01 External input pin enabled with rising edge detection 10 External input pin enabled with falling edge detection 11 External input pin enabled with any change detection
5-4 WUPE6	Wakeup Pin Enable for LLWU_P6  Enables and configures the edge detection for the wakeup pin.  00 External input pin disabled as wakeup input 01 External input pin enabled with rising edge detection 10 External input pin enabled with falling edge detection 11 External input pin enabled with any change detection
3-2 WUPE5	Wakeup Pin Enable for LLWU_P5

*Table continues on the next page...*

**LLWU\_PE2 field descriptions (continued)**

Field	Description
	Enables and configures the edge detection for the wakeup pin.  00 External input pin disabled as wakeup input 01 External input pin enabled with rising edge detection 10 External input pin enabled with falling edge detection 11 External input pin enabled with any change detection
1-0 WUPE4	Wakeup Pin Enable for LLWU_P4  Enables and configures the edge detection for the wakeup pin.  00 External input pin disabled as wakeup input 01 External input pin enabled with rising edge detection 10 External input pin enabled with falling edge detection 11 External input pin enabled with any change detection

**16.3.3 LLWU Pin Enable 3 Register (LLWU\_PE3)**

LLWU\_PE3 contains the bit field to enable and select the edge detect type for the external wakeup input pins LLWU\_P11-LLWU\_P8.

**NOTE**

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_PE3 is 4007\_C000h base + 2h offset = 4007\_C002h

Bit	7	6	5	4	3	2	1	0
Read	WUPE11		WUPE10		WUPE9		WUPE8	
Write								
Reset	0	0	0	0	0	0	0	0

**LLWU\_PE3 field descriptions**

Field	Description
7-6 WUPE11	Wakeup Pin Enable for LLWU_P11  Enables and configures the edge detection for the wakeup pin.  00 External input pin disabled as wakeup input 01 External input pin enabled with rising edge detection 10 External input pin enabled with falling edge detection 11 External input pin enabled with any change detection

*Table continues on the next page...*

**LLWU\_PE3 field descriptions (continued)**

Field	Description
5–4 WUPE10	<p>Wakeup Pin Enable for LLWU_P10</p> <p>Enables and configures the edge detection for the wakeup pin.</p> <p>00 External input pin disabled as wakeup input            01 External input pin enabled with rising edge detection            10 External input pin enabled with falling edge detection            11 External input pin enabled with any change detection</p>
3–2 WUPE9	<p>Wakeup Pin Enable for LLWU_P9</p> <p>Enables and configures the edge detection for the wakeup pin.</p> <p>00 External input pin disabled as wakeup input            01 External input pin enabled with rising edge detection            10 External input pin enabled with falling edge detection            11 External input pin enabled with any change detection</p>
1–0 WUPE8	<p>Wakeup Pin Enable for LLWU_P8</p> <p>Enables and configures the edge detection for the wakeup pin.</p> <p>00 External input pin disabled as wakeup input            01 External input pin enabled with rising edge detection            10 External input pin enabled with falling edge detection            11 External input pin enabled with any change detection</p>

**16.3.4 LLWU Pin Enable 4 Register (LLWU\_PE4)**

LLWU\_PE4 contains the bit field to enable and select the edge detect type for the external wakeup input pins LLWU\_P15-LLWU\_P12.

**NOTE**

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_PE4 is 4007\_C000h base + 3h offset = 4007\_C003h

Bit	7	6	5	4	3	2	1	0
Read	WUPE15		WUPE14		WUPE13		WUPE12	
Write	WUPE15		WUPE14		WUPE13		WUPE12	
Reset	0	0	0	0	0	0	0	0

## LLWU\_PE4 field descriptions

Field	Description
7–6 WUPE15	<p>Wakeup Pin Enable for LLWU_P15</p> <p>Enables and configures the edge detection for the wakeup pin.</p> <p>00 External input pin disabled as wakeup input            01 External input pin enabled with rising edge detection            10 External input pin enabled with falling edge detection            11 External input pin enabled with any change detection</p>
5–4 WUPE14	<p>Wakeup Pin Enable for LLWU_P14</p> <p>Enables and configures the edge detection for the wakeup pin.</p> <p>00 External input pin disabled as wakeup input            01 External input pin enabled with rising edge detection            10 External input pin enabled with falling edge detection            11 External input pin enabled with any change detection</p>
3–2 WUPE13	<p>Wakeup Pin Enable for LLWU_P13</p> <p>Enables and configures the edge detection for the wakeup pin.</p> <p>00 External input pin disabled as wakeup input            01 External input pin enabled with rising edge detection            10 External input pin enabled with falling edge detection            11 External input pin enabled with any change detection</p>
1–0 WUPE12	<p>Wakeup Pin Enable for LLWU_P12</p> <p>Enables and configures the edge detection for the wakeup pin.</p> <p>00 External input pin disabled as wakeup input            01 External input pin enabled with rising edge detection            10 External input pin enabled with falling edge detection            11 External input pin enabled with any change detection</p>

### 16.3.5 LLWU Module Enable Register (LLWU\_ME)

LLWU\_ME contains the bits to enable the internal module flag as a wakeup input source for inputs MWUF7-MWUF0.

#### NOTE

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_ME is 4007\_C000h base + 4h offset = 4007\_C004h

Bit	7	6	5	4	3	2	1	0
Read	WUME7	WUME6	WUME5	WUME4	WUME3	WUME2	WUME1	WUME0
Write								
Reset	0	0	0	0	0	0	0	0

**LLWU\_ME field descriptions**

Field	Description
7 WUME7	<p>Wakeup Module Enable for Module 7</p> <p>Enables an internal module as a wakeup source input.</p> <p>0 Internal module flag not used as wakeup source 1 Internal module flag used as wakeup source</p>
6 WUME6	<p>Wakeup Module Enable for Module 6</p> <p>Enables an internal module as a wakeup source input.</p> <p>0 Internal module flag not used as wakeup source 1 Internal module flag used as wakeup source</p>
5 WUME5	<p>Wakeup Module Enable for Module 5</p> <p>Enables an internal module as a wakeup source input.</p> <p>0 Internal module flag not used as wakeup source 1 Internal module flag used as wakeup source</p>
4 WUME4	<p>Wakeup Module Enable for Module 4</p> <p>Enables an internal module as a wakeup source input.</p> <p>0 Internal module flag not used as wakeup source 1 Internal module flag used as wakeup source</p>
3 WUME3	<p>Wakeup Module Enable for Module 3</p> <p>Enables an internal module as a wakeup source input.</p> <p>0 Internal module flag not used as wakeup source 1 Internal module flag used as wakeup source</p>
2 WUME2	<p>Wakeup Module Enable for Module 2</p> <p>Enables an internal module as a wakeup source input.</p> <p>0 Internal module flag not used as wakeup source 1 Internal module flag used as wakeup source</p>
1 WUME1	<p>Wakeup Module Enable for Module 1</p> <p>Enables an internal module as a wakeup source input.</p> <p>0 Internal module flag not used as wakeup source 1 Internal module flag used as wakeup source</p>

*Table continues on the next page...*

## LLWU\_ME field descriptions (continued)

Field	Description
0 WUME0	<p>Wakeup Module Enable for Module 0</p> <p>Enables an internal module as a wakeup source input.</p> <p>0 Internal module flag not used as wakeup source 1 Internal module flag used as wakeup source</p>

## 16.3.6 LLWU Flag 1 Register (LLWU\_F1)

LLWU\_F1 contains the wakeup flags indicating which wakeup source caused the MCU to exit LLS or VLLS mode. For LLS, this will be the source causing the CPU interrupt flow. For VLLS, this will be the source causing the MCU reset flow.

The external wakeup flags are read only and clearing a flag is accomplished by a write of a one to the corresponding WUFx bit. The wakeup flag (WUFx) if set will remain set if the associated WUPEx bit is cleared.

**NOTE**

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_F1 is 4007\_C000h base + 5h offset = 4007\_C005h

Bit	7	6	5	4	3	2	1	0
Read	WUF7	WUF6	WUF5	WUF4	WUF3	WUF2	WUF1	WUF0
Write	w1c							
Reset	0	0	0	0	0	0	0	0

## LLWU\_F1 field descriptions

Field	Description
7 WUF7	<p>Wakeup Flag for LLWU_P7</p> <p>Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF7.</p> <p>0 LLWU_P7 input was not a wakeup source 1 LLWU_P7 input was a wakeup source</p>
6 WUF6	<p>Wakeup Flag for LLWU_P6</p> <p>Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF6.</p>

*Table continues on the next page...*

## LLWU\_F1 field descriptions (continued)

Field	Description
	0 LLWU_P6 input was not a wakeup source 1 LLWU_P6 input was a wakeup source
5 WUF5	Wakeup Flag for LLWU_P5  Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF5.  0 LLWU_P5 input was not a wakeup source 1 LLWU_P5 input was a wakeup source
4 WUF4	Wakeup Flag for LLWU_P4  Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF4.  0 LLWU_P4 input was not a wakeup source 1 LLWU_P4 input was a wakeup source
3 WUF3	Wakeup Flag for LLWU_P3  Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF3.  0 LLWU_P3 input was not a wakeup source 1 LLWU_P3 input was a wakeup source
2 WUF2	Wakeup Flag for LLWU_P2  Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF2.  0 LLWU_P2 input was not a wakeup source 1 LLWU_P2 input was a wakeup source
1 WUF1	Wakeup Flag for LLWU_P1  Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF1.  0 LLWU_P1 input was not a wakeup source 1 LLWU_P1 input was a wakeup source
0 WUF0	Wakeup Flag for LLWU_P0  Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF0.  0 LLWU_P0 input was not a wakeup source 1 LLWU_P0 input was a wakeup source

### 16.3.7 LLWU Flag 2 Register (LLWU\_F2)

LLWU\_F2 contains the wakeup flags indicating which wakeup source caused the MCU to exit LLS or VLLS mode. For LLS, this will be the source causing the CPU interrupt flow. For VLLS, this will be the source causing the MCU reset flow.

The external wakeup flags are read only and clearing a flag is accomplished by a write of a one to the corresponding WUFx bit. The wakeup flag (WUFx) if set will remain set if the associated WUPEx bit is cleared.

#### NOTE

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_F2 is 4007\_C000h base + 6h offset = 4007\_C006h

Bit	7	6	5	4	3	2	1	0
Read	WUF15	WUF14	WUF13	WUF12	WUF11	WUF10	WUF9	WUF8
Write	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0

#### LLWU\_F2 field descriptions

Field	Description
7 WUF15	<p>Wakeup Flag for LLWU_P15</p> <p>Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF15.</p> <p>0 LLWU_P15 input was not a wakeup source 1 LLWU_P15 input was a wakeup source</p>
6 WUF14	<p>Wakeup Flag for LLWU_P14</p> <p>Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF14.</p> <p>0 LLWU_P14 input was not a wakeup source 1 LLWU_P14 input was a wakeup source</p>
5 WUF13	<p>Wakeup Flag for LLWU_P13</p> <p>Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF13.</p> <p>0 LLWU_P13 input was not a wakeup source 1 LLWU_P13 input was a wakeup source</p>

Table continues on the next page...

**LLWU\_F2 field descriptions (continued)**

<b>Field</b>	<b>Description</b>
4 WUF12	<p>Wakeup Flag for LLWU_P12</p> <p>Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF12.</p> <p>0 LLWU_P12 input was not a wakeup source 1 LLWU_P12 input was a wakeup source</p>
3 WUF11	<p>Wakeup Flag for LLWU_P11</p> <p>Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF11.</p> <p>0 LLWU_P11 input was not a wakeup source 1 LLWU_P11 input was a wakeup source</p>
2 WUF10	<p>Wakeup Flag for LLWU_P10</p> <p>Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF10.</p> <p>0 LLWU_P10 input was not a wakeup source 1 LLWU_P10 input was a wakeup source</p>
1 WUF9	<p>Wakeup Flag for LLWU_P9</p> <p>Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF9.</p> <p>0 LLWU_P9 input was not a wakeup source 1 LLWU_P9 input was a wakeup source</p>
0 WUF8	<p>Wakeup Flag for LLWU_P8</p> <p>Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To clear the flag write a one to WUF8.</p> <p>0 LLWU_P8 input was not a wakeup source 1 LLWU_P8 input was a wakeup source</p>

**16.3.8 LLWU Flag 3 Register (LLWU\_F3)**

LLWU\_F3 contains the wakeup flags indicating which internal wakeup source caused the MCU to exit LLS or VLLS mode. For LLS, this will be the source causing the CPU interrupt flow. For VLLS, this will be the source causing the MCU reset flow.

For internal peripherals that are capable of running in a low-leakage power mode, such as RTC or CMP modules, the flag from the associated peripheral is accessible as the MWUFx bit. Clearing of the flag will need to be done in the peripheral instead of writing a one to the MWUFx bit.

**NOTE**

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_F3 is 4007\_C000h base + 7h offset = 4007\_C007h

Bit	7	6	5	4	3	2	1	0
Read	MWUF7	MWUF6	MWUF5	MWUF4	MWUF3	MWUF2	MWUF1	MWUF0
Write								
Reset	0	0	0	0	0	0	0	0

**LLWU\_F3 field descriptions**

Field	Description
7 MWUF7	<p>Wakeup flag for module 7</p> <p>Indicates that an enabled internal peripheral was a source of exiting a low-leakage power mode. To clear the flag follow the internal peripheral flag clearing mechanism.</p> <p>0 Module 7 input was not a wakeup source 1 Module 7 input was a wakeup source</p>
6 MWUF6	<p>Wakeup flag for module 6</p> <p>Indicates that an enabled internal peripheral was a source of exiting a low-leakage power mode. To clear the flag follow the internal peripheral flag clearing mechanism.</p> <p>0 Module 6 input was not a wakeup source 1 Module 6 input was a wakeup source</p>
5 MWUF5	<p>Wakeup flag for module 5</p> <p>Indicates that an enabled internal peripheral was a source of exiting a low-leakage power mode. To clear the flag follow the internal peripheral flag clearing mechanism.</p> <p>0 Module 5 input was not a wakeup source 1 Module 5 input was a wakeup source</p>
4 MWUF4	<p>Wakeup flag for module 4</p> <p>Indicates that an enabled internal peripheral was a source of exiting a low-leakage power mode. To clear the flag follow the internal peripheral flag clearing mechanism.</p> <p>0 Module 4 input was not a wakeup source 1 Module 4 input was a wakeup source</p>
3 MWUF3	<p>Wakeup flag for module 3</p> <p>Indicates that an enabled internal peripheral was a source of exiting a low-leakage power mode. To clear the flag follow the internal peripheral flag clearing mechanism.</p> <p>0 Module 3 input was not a wakeup source 1 Module 3 input was a wakeup source</p>

*Table continues on the next page...*

## LLWU\_F3 field descriptions (continued)

Field	Description
2 MWUF2	<p>Wakeup flag for module 2</p> <p>Indicates that an enabled internal peripheral was a source of exiting a low-leakage power mode. To clear the flag follow the internal peripheral flag clearing mechanism.</p> <p>0 Module 2 input was not a wakeup source 1 Module 2 input was a wakeup source</p>
1 MWUF1	<p>Wakeup flag for module 1</p> <p>Indicates that an enabled internal peripheral was a source of exiting a low-leakage power mode. To clear the flag follow the internal peripheral flag clearing mechanism.</p> <p>0 Module 1 input was not a wakeup source 1 Module 1 input was a wakeup source</p>
0 MWUF0	<p>Wakeup flag for module 0</p> <p>Indicates that an enabled internal peripheral was a source of exiting a low-leakage power mode. To clear the flag follow the internal peripheral flag clearing mechanism.</p> <p>0 Module 0 input was not a wakeup source 1 Module 0 input was a wakeup source</p>

## 16.3.9 LLWU Pin Filter 1 Register (LLWU\_FILT1)

LLWU\_FILT1 is a control and status register that is used to enable/disable the digital filter 1 features for an external pin.

**NOTE**

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_FILT1 is 4007\_C000h base + 8h offset = 4007\_C008h

Bit	7	6	5	4	3	2	1	0
Read	FILTF	FILTE			0	FILTSEL		
Write	w1c							
Reset	0	0	0	0	0	0	0	0

## LLWU\_FILT1 field descriptions

Field	Description
7 FILTF	Filter Detect Flag

Table continues on the next page...

**LLWU\_FILT1 field descriptions (continued)**

Field	Description
	Indicates that the filtered external wakeup pin, selected by FILTSEL, was a source of exiting a low-leakage power mode. To clear the flag write a one to FILTF.  0 Pin Filter 1 was not a wakeup source 1 Pin Filter 1 was a wakeup source
6–5 FILTE	Digital Filter on External Pin  Controls the digital filter options for the external pin detect.  00 Filter disabled 01 Filter posedge detect enabled 10 Filter negedge detect enabled 11 Filter any edge detect enabled
4 Reserved	This read-only field is reserved and always has the value zero.
3–0 FILTSEL	Filter pin select  Selects 1 out of the 16 wakeup pins to be muxed into the filter.  0000 Select LLWU_P0 for filter ... .. 1111 Select LLWU_P15 for filter

**16.3.10 LLWU Pin Filter 2 Register (LLWU\_FILT2)**

LLWU\_FILT2 is a control and status register that is used to enable/disable the digital filter 2 features for an external pin.

**NOTE**

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_FILT2 is 4007\_C000h base + 9h offset = 4007\_C009h

Bit	7	6	5	4	3	2	1	0
Read	FILTF	FILTE			0	FILTSEL		
Write	w1c							
Reset	0	0	0	0	0	0	0	0

## LLWU\_FILT2 field descriptions

Field	Description
7 FILTF	<p>Filter Detect Flag</p> <p>Indicates that the filtered external wakeup pin, selected by FILTSEL, was a source of exiting a low-leakage power mode. To clear the flag write a one to FILTF.</p> <p>0 Pin Filter 2 was not a wakeup source 1 Pin Filter 2 was a wakeup source</p>
6–5 FILTE	<p>Digital Filter on External Pin</p> <p>Controls the digital filter options for the external pin detect.</p> <p>00 Filter disabled 01 Filter posedge detect enabled 10 Filter negedge detect enabled 11 Filter any edge detect enabled</p>
4 Reserved	This read-only field is reserved and always has the value zero.
3–0 FILTSEL	<p>Filter pin select</p> <p>Selects 1 out of the 16 wakeup pins to be muxed into the filter.</p> <p>0000 Select LLWU_P0 for filter ... .. 1111 Select LLWU_P15 for filter</p>

### 16.3.11 LLWU Reset Enable Register (LLWU\_RST)

LLWU\_RST is a control register that is used to enable/disable the digital filter for the external pin detect and RESET pin.

#### NOTE

This register is reset on Chip Reset not VLLS and by reset types that trigger Chip Reset not VLLS. It is unaffected by reset types that do not trigger Chip Reset not VLLS. See the [Reset](#) details for more information.

Address: LLWU\_RST is 4007\_C000h base + Ah offset = 4007\_C00Ah

Bit	7	6	5	4	3	2	1	0
Read	0						LLRSTE	RSTFILT
Write	0						1	0
Reset	0	0	0	0	0	0	1	0

## LLWU\_RST field descriptions

Field	Description
7-2 Reserved	This read-only field is reserved and always has the value zero.
1 LLRSTE	Low Leakage mode RESET enable  This bit must be set to allow the device to be reset while in a low-leakage power mode. On devices where Reset is not a dedicated pin, the RESET pin must also be enabled in the explicit port mux control.  0 RESET pin not enabled as a leakage mode exit source 1 RESET pin enabled as a low leakage mode exit source
0 RSTFILT	Digital Filter on RESET Pin  Enables the digital filter for the RESET pin during LLS, VLLS3, VLLS2 or VLLS1 modes.  0 Filter not enabled 1 Filter enabled

## 16.4 Functional description

This on-chip peripheral module is called a low leakage wakeup unit (LLWU) module because it allows internal peripherals and external input pins as a source of wakeup from low leakage modes. It is operational only in LLS and VLLSx modes.

The LLWU module contains pin enables for each external pin and internal module. For each external pin, the user can disable or select the edge type for the wakeup. Type options are falling, rising, or either edge. When an external pin is enabled as a wakeup source, the pin must be configured as an input pin.

The LLWU implements optional 3-cycle glitch filters, based on the LPO clock, such that a detected external pin (wakeup or  $\overline{\text{RESET}}$ ) is required to remain asserted until the enabled glitch filter times out. Additional latency of up to 2 cycles is due to synchronization, which results in a total of up to 5 cycles of delay before the detect circuit alerts the system to the wakeup or reset event when the filter function is enabled. Two wakeup detect filters are available to detect up to two external pins. A separate reset filter is on the  $\overline{\text{RESET}}$  pin. Glitch filtering is not provided on the internal modules.

For internal module wakeup operation, the WUMEx bit enables the associated module as a wakeup source.

### 16.4.1 LLS mode

Wakeup events triggered from either an external pin input or an internal module input result in a CPU interrupt flow to begin user code execution.

An LLS reset event due to RESET pin assertion causes an exit via a system reset. State retention data is lost, the I/O states return to their reset state. The RCM\_SRS[WAKEUP] and RCM\_SRS[PIN] bits are set and the system executes a reset flow before CPU operation begins with a reset vector fetch.

### 16.4.2 VLLS modes

In the case of a wakeup due to external pin or internal module wakeup, recovery is always via a reset flow and the RCM\_SRS[WAKEUP] is set indicating the low leakage mode was active. State retention data is lost and I/O will be restored after the PMC\_REGSC[ACKISO] has been written.

A VLLS exit event due to  $\overline{\text{RESET}}$  pin assertion causes an exit via a system reset. State retention data is lost, the I/O states immediately return to their reset state. The RCM\_SRS[WAKEUP] and RCM\_SRS[PIN] bits are set and the system executes a reset flow before CPU operation begins with a reset vector fetch.

### 16.4.3 Initialization

For an enabled peripheral wakeup input, the peripheral flag should be cleared by software before entering LLS or VLLSx mode to avoid an immediate exit from the mode.

Flags associated with external input pins (filtered and unfiltered) should also be cleared by software prior to entry to LLS or VLLSx mode.

After enabling an external pin filter or changing the source pin, wait at least 5 LPO clock cycles before entering LLS or VLLSx mode to allow the filter to initialize.



# Chapter 17

## Miscellaneous Control Module (MCM)

### 17.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The Miscellaneous Control Module (MCM) provides a myriad of miscellaneous control functions.

#### 17.1.1 Features

The MCM includes these distinctive features:

- Program-visible information on the platform configuration and revision
- Control and counting logic for ETB almost full
- Error status and interrupts for the cache write buffer
- Error status and interrupts for the core's floating-point unit (FPU)

### 17.2 Memory Map/Register Descriptions

The memory map and register descriptions below describe the registers using byte addresses.

## MCM memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E008_0008	Crossbar switch (AXBS) slave configuration (MCM_PLASC)	16	R	001Fh	<a href="#">17.2.1/416</a>
E008_000A	Crossbar switch (AXBS) master configuration (MCM_PLAMC)	16	R	003Fh	<a href="#">17.2.2/417</a>
E008_000C	Control register (MCM_CR)	32	R/W	<a href="#">See section</a>	<a href="#">17.2.3/417</a>
E008_0010	Interrupt status and control register (MCM_ISCR)	32	R	0000_0000h	<a href="#">17.2.4/419</a>
E008_0014	ETB counter control register (MCM_ETBCC)	32	R/W	0000_0000h	<a href="#">17.2.5/422</a>
E008_0018	ETB reload register (MCM_ETBRL)	32	R/W	0000_0000h	<a href="#">17.2.6/423</a>
E008_001C	ETB counter value register (MCM_ETBCNT)	32	R	0000_0000h	<a href="#">17.2.7/424</a>
E008_0020	Fault address register (MCM_FADR)	32	R	Undefined	<a href="#">17.2.8/424</a>
E008_0024	Fault attributes register (MCM_FATR)	32	R	Undefined	<a href="#">17.2.9/425</a>
E008_0028	Fault data register (MCM_FDR)	32	R	Undefined	<a href="#">17.2.10/427</a>
E008_0030	Process ID register (MCM_PID)	32	R/W	0000_0000h	<a href="#">17.2.11/427</a>

### 17.2.1 Crossbar switch (AXBS) slave configuration (MCM\_PLASC)

The PLASC is a 16-bit read-only register identifying the presence/absence of bus slave connections to the device's crossbar switch.

Address: MCM\_PLASC is E008\_0000h base + 8h offset = E008\_0008h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								ASC							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

#### MCM\_PLASC field descriptions

Field	Description
15–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 ASC	Each bit in the ASC field indicates if there is a corresponding connection to the crossbar switch's slave input port.  0 A bus slave connection to AXBS input port <i>n</i> is absent 1 A bus slave connection to AXBS input port <i>n</i> is present

## 17.2.2 Crossbar switch (AXBS) master configuration (MCM\_PLAMC)

The PLAMC is a 16-bit read-only register identifying the presence/absence of bus master connections to the device's crossbar switch.

Address: MCM\_PLAMC is E008\_0000h base + Ah offset = E008\_000Ah

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								AMC							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

### MCM\_PLAMC field descriptions

Field	Description
15–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 AMC	Each bit in the AMC field indicates if there is a corresponding connection to the AXBS master input port. 0 A bus master connection to AXBS input port <i>n</i> is absent 1 A bus master connection to AXBS input port <i>n</i> is present

## 17.2.3 Control register (MCM\_CR)

The CR register defines the arbitration and protection schemes for the two SRAM arrays.

### NOTE

Bits 23-22, 19-0 are undefined after reset.

## Memory Map/Register Descriptions

Address: MCM\_CR is E008\_0000h base + Ch offset = E008\_000Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	SRAMLWP	SRAMLAP		0	SRAMUWP	SRAMUAP		Reserved		DDRSIZE		Reserved			
W																
Reset	0	0	0	0	0	0	0	0	0	0	*	*	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved							Reserved	Reserved							
W	Reserved															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

\* Notes:

- DDRSIZE bitfield: Resets to 01

### MCM\_CR field descriptions

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30 SRAMLWP	SRAM_L write protect When this bit is set, writes to SRAM_L array generates a bus error.
29–28 SRAMLAP	SRAM_L arbitration priority Defines the arbitration scheme and priority for the processor and SRAM backdoor accesses to the SRAM_L array.  00 Round robin 01 Special round robin (favors SRAM backdoor accesses over the processor) 10 Fixed priority. Processor has highest, backdoor has lowest 11 Fixed priority. Backdoor has highest, processor has lowest
27 Reserved	This read-only field is reserved and always has the value zero.
26 SRAMUWP	SRAM_U write protect When this bit is set, writes to SRAM_U array generates a bus error.
25–24 SRAMUAP	SRAM_U arbitration priority Defines the arbitration scheme and priority for the processor and SRAM backdoor accesses to the SRAM_U array.

Table continues on the next page...

**MCM\_CR field descriptions (continued)**

Field	Description
	00 Round robin 01 Special round robin (favors SRAM backdoor accesses over the processor) 10 Fixed priority. Processor has highest, backdoor has lowest 11 Fixed priority. Backdoor has highest, processor has lowest
23–22 Reserved	This field is reserved.
21–20 DDRSIZE	DDR address size translation 00 DDR address translation is disabled 01 DDR size is 128 Mbytes 10 DDR size is 256 Mbytes 11 DDR size is 512 Mbytes
19–10 Reserved	This field is reserved.
9 Reserved	This field is reserved.
8–0 Reserved	This field is reserved.

**17.2.4 Interrupt status and control register (MCM\_ISCR)**

The MCM\_ISCR register defines the configuration and reports status for a number of core-related interrupt exception conditions. It includes the enable and status bits associated with the core's floating-point exceptions, bus errors associated with the core's cache write buffer, and events associated with the debug ETB module. The individual event indicators are first qualified with their exception enables and then logically summed to form an interrupt request sent to the core's NVIC.

Bits 15-8 are read-only indicator flags based on the processor's FPSCR register. Attempted writes to these bits are ignored. Once set, the flags remain asserted until software clears the corresponding FPSCR bit.

## Memory Map/Register Descriptions

Address: MCM\_ISCR is E008\_0000h base + 10h offset = E008\_0010h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R		0			FIXCE	FUFCE	FOFCE	FDZCE	FIOCE	0			CWBEE	0		
W	FIDCE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	FIDC	0		FIXC	FUFC	FOFC	FDZC	FIOC	0			CWBEE	DHREQ	NMI	IRQ	0
W												w1c		w1c	w1c	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### MCM\_ISCR field descriptions

Field	Description
31 FIDCE	FPU input denormal interrupt enable 0 Disable interrupt 1 Enable interrupt
30–29 Reserved	This read-only field is reserved and always has the value zero.
28 FIXCE	FPU inexact interrupt enable 0 Disable interrupt 1 Enable interrupt
27 FUFCE	FPU underflow interrupt enable 0 Disable interrupt 1 Enable interrupt
26 FOFCE	FPU overflow interrupt enable 0 Disable interrupt 1 Enable interrupt
25 FDZCE	FPU divide-by-zero interrupt enable 0 Disable interrupt 1 Enable interrupt
24 FIOCE	FPU invalid operation interrupt enable 0 Disable interrupt 1 Enable interrupt
23–21 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

## MCM\_ISCR field descriptions (continued)

Field	Description
20 CWBEE	Cache write buffer error enable  Enables the generation of an interrupt in response to a bus error termination reported on a system bus transfer initiated from the cache's write buffer.  0 Disable error interrupt 1 Enable error interrupt
19–16 Reserved	This read-only field is reserved and always has the value zero.
15 FIDC	FPU input denormal interrupt status  This read-only bit is a copy of the core's FPSCR[IDC] bit and signals input denormalized number has been detected in the processor's FPU. Once set, this bit remains set until software clears the FPSCR[IDC] bit.  0 No interrupt 1 Interrupt occurred
14–13 Reserved	This read-only field is reserved and always has the value zero.
12 FIXC	FPU inexact interrupt status  This read-only bit is a copy of the core's FPSCR[IXC] bit and signals an inexact number has been detected in the processor's FPU. Once set, this bit remains set until software clears the FPSCR[IXC] bit.  0 No interrupt 1 Interrupt occurred
11 FUFC	FPU underflow interrupt status  This read-only bit is a copy of the core's FPSCR[UFC] bit and signals an underflow has been detected in the processor's FPU. Once set, this bit remains set until software clears the FPSCR[UFC] bit.  0 No interrupt 1 Interrupt occurred
10 FOFC	FPU overflow interrupt status  This read-only bit is a copy of the core's FPSCR[OFCC] bit and signals an overflow has been detected in the processor's FPU. Once set, this bit remains set until software clears the FPSCR[OFCC] bit.  0 No interrupt 1 Interrupt occurred
9 FDZC	FPU divide-by-zero interrupt status  This read-only bit is a copy of the core's FPSCR[DZC] bit and signals a divide by zero has been detected in the processor's FPU. Once set, this bit remains set until software clears the FPSCR[DZC] bit.  0 No interrupt 1 Interrupt occurred
8 FIOC	FPU invalid operation interrupt status


*Table continues on the next page...*

**MCM\_ISCR field descriptions (continued)**

Field	Description
	<p>This read-only bit is a copy of the core's FPSCR[IOC] bit and signals an illegal operation has been detected in the processor's FPU. Once set, this bit remains set until software clears the FPSCR[IOC] bit.</p> <p>0 No interrupt 1 Interrupt occurred</p>
7-5 Reserved	This read-only field is reserved and always has the value zero.
4 CWBER	<p>Cache write buffer error status</p> <p>Signals a data transfer from the core's cache write buffer was terminated with a bus error. This bit only sets when the corresponding enable bit (CWBEE) is set. The corresponding core fault address, attributes and write data are typically retrieved from the FADR, FATR, and FDR registers during the interrupt service routine before clearing the CWBER flag.</p> <p>0 No error 1 Error occurred</p>
3 DHREQ	<p>Debug halt request indicator</p> <p>Indicates that a debug halt request is initiated due to a ETB counter expiration (ETBCC[2:0] = 3b111 &amp; ETBCV[10:0] = 11h0. This bit is cleared when the counter is disabled or when the ETB counter is reloaded.</p> <p>0 No debug halt request 1 Debug halt request initiated</p>
2 NMI	<p>Non-maskable interrupt pending</p> <p>If ETBCC[RSPT] is set to 10b, this bit is set when the ETB counter expires.</p> <p>0 No pending NMI 1 Due to the ETB counter expiring, an NMI is pending</p>
1 IRQ	<p>Normal interrupt pending</p> <p>If ETBCC[RSPT] is set to 01b, this bit is set when the ETB counter expires.</p> <p>0 No pending interrupt 1 Due to the ETB counter expiring, a normal interrupt is pending</p>
0 Reserved	This read-only field is reserved and always has the value zero.

**17.2.5 ETB counter control register (MCM\_ETBCC)**

Address: MCM\_ETBCC is E008\_0000h base + 14h offset = E008\_0014h



## MCM\_ETBCC field descriptions

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value zero.
5 ITDIS	ITM-to-TPIU disable Disables the trace path from ITM to TPIU 0 ITM-to-TPIU trace path enabled 1 ITM-to-TPIU trace path disabled
4 ETDIS	ETM-to-TPIU disable Disables the trace path from ETM to TPIU 0 ETM-to-TPIU trace path enabled 1 ETM-to-TPIU trace path disabled
3 RLRQ	Reload request Reloads the ETB packet counter with the MCM_ETBRL RELOAD value. If IRQ or NMI interrupts were enabled and an NMI or IRQ interrupt was generated on counter expiration, setting this bit clears the pending NMI or IRQ interrupt request. If debug halt was enabled and a debug halt request was asserted on counter expiration, setting this bit clears the debug halt request. 0 No effect 1 Clears pending debug halt, NMI, or IRQ interrupt requests
2–1 RSPT	Response type 00 No response when the ETB count expires 01 Generate a normal interrupt when the ETB count expires 10 Generate an NMI when the ETB count expires 11 Generate a debug halt when the ETB count expires
0 CNTEN	Counter enable Enables the ETB counter. 0 ETB counter disabled 1 ETB counter enabled

## 17.2.6 ETB reload register (MCM\_ETBRL)

Address: MCM\_ETBRL is E008\_0000h base + 18h offset = E008\_0018h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																RELOAD															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**MCM\_ETBRL field descriptions**

Field	Description
31–11 Reserved	This read-only field is reserved and always has the value zero.
10–0 RELOAD	Byte count reload value  Indicates the 0-mod-4 value the counter reloads to. Writing a non-0-mod-4 value to this field results in an bus error

**17.2.7 ETB counter value register (MCM\_ETBCNT)**

Address: MCM\_ETBCNT is E008\_0000h base + 1Ch offset = E008\_001Ch



**MCM\_ETBCNT field descriptions**

Field	Description
31–11 Reserved	This read-only field is reserved and always has the value zero.
10–0 COUNTER	Byte count counter value  Indicates the current 0-mod-4 value of the counter.

**17.2.8 Fault address register (MCM\_FADR)**

When a properly-enabled cache write buffer error interrupt event is detected, the faulting address is captured in the MCM\_FADR register. The MCM logic supports capturing a single cache write buffer bus error event; if a subsequent error is detected before the captured error information has been read from the corresponding registers and the MCM\_ISCR[CWBER] indicator cleared, the MCM\_FATR[BEOVR] flag is set. However, no additional information is captured.

The bits in this register are set by hardware and signaled by the assertion of MCM\_ISCR[CWBER]. Attempted writes to this location are terminated with an error.

Address: MCM\_FADR is E008\_0000h base + 20h offset = E008\_0020h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ADDRESS																															
W	[Reserved]																															
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

### MCM\_FADR field descriptions

Field	Description
31–0 ADDRESS	Fault address

## 17.2.9 Fault attributes register (MCM\_FATR)

When a properly-enabled cache write buffer error interrupt event is detected, the faulting attributes are captured in the MCM\_FATR register.

The bits in this register are set by hardware and signaled by the assertion of MCM\_ISCR[CWBER]. Attempted writes to this location are terminated with an error.

Address: MCM\_FATR is E008\_0000h base + 24h offset = E008\_0024h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	BEOVR								0							
W	[Reserved]															
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0				BEMN				BEWT	0	BESZ		0		BEMD	BEDA
W	[Reserved]															
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

## MCM\_FATR field descriptions


Field	Description
31 BEOVR	<p>Bus error overrun</p> <p>Indicates if another cache write buffer bus error is detected before system software has retrieved all the error information from the original event, this overrun flag is set. The window of time is defined from the detection of the original cache write buffer error termination until the MCM_ISCR[CWBER] is written with a 1 to clear it and rearm the capture logic. This bit is set by the hardware and cleared whenever software writes a 1 to the CWBER bit.</p> <p>0 No bus error overrun 1 Bus error overrun occurred. The FADR and FDR registers and the other FATR bits are not updated to reflect this new bus error.</p>
30–12 Reserved	This read-only field is reserved and always has the value zero.
11–8 BEMN	<p>Bus error master number</p> <p>Crossbar switch bus master number of the captured cache write buffer bus error. For this device, this value is always 0x1.</p>
7 BEWT	<p>Bus error write</p> <p>Indicates the type of system bus access when the error was detected. Since this logic is monitoring data transfers from the cache write buffer, this bit is always a logical one, signaling a write operation.</p> <p>0 Read access 1 Write access</p>
6 Reserved	This read-only field is reserved and always has the value zero.
5–4 BESZ	<p>Bus error size</p> <p>Indicates the size of the cache write buffer access when the error was detected.</p> <p>00 8-bit access 01 16-bit access 10 32-bit access 11 Reserved</p>
3–2 Reserved	This read-only field is reserved and always has the value zero.
1 BEMD	<p>Bus error privilege level</p> <p>Indicates the privilege level of the cache write buffer access when the error was detected.</p> <p>0 User mode 1 Supervisor/privileged mode</p>
0 BEDA	<p>Bus error access type</p> <p>Indicates the type of cache write buffer access when the error was detected. This attribute is always a logical one signaling a data reference.</p> <p>0 Instruction 1 Data</p>

### 17.2.10 Fault data register (MCM\_FDR)

When a properly-enabled cache write buffer error interrupt event is detected, the faulting data is captured in the MCM\_FDR register.

The bits in this register are set by hardware and signaled by the assertion of MCM\_ISCR[CWBER]. For byte and halfword writes, only the accessed byte lanes contain valid data; the contents of the other bytes are undefined. Attempted writes to this location are terminated with an error.

Address: MCM\_FDR is E008\_0000h base + 28h offset = E008\_0028h



\* Notes:

- x = Undefined at reset.


#### MCM\_FDR field descriptions

Field	Description
31–0 DATA	Fault data

### 17.2.11 Process ID register (MCM\_PID)

This register drives the M0\_PID and M1\_PID values in the MPU. System software loads this register before passing control to a given user mode process. If the PID of the process does not match the value in this register, a bus error occurs. See the MPU chapter for more details.

Address: MCM\_PID is E008\_0000h base + 30h offset = E008\_0030h



## MCM\_PID field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 PID	M0_PID and M1_PID for MPU Drives the M0_PID and M1_PID values in the MPU

## 17.3 Functional Description

This section describes the functional description of MCM module.

### 17.3.1 Interrupts

The MCM generates two interrupt requests:

- Non-maskable interrupt
- Normal interrupt

#### 17.3.1.1 Non-maskable interrupt

The MCM's non-maskable interrupt (NMI) is generated, if:

- MCM\_ISCR[ETBN] is set, which is caused by
  - The ETB counter is enabled (MCM\_ETBCC[CNTEN] = 1),
  - The ETB count expires, and
  - The response to counter expiration is an NMI (MCM\_ETBCC[RSPT] = 10)

#### 17.3.1.2 Normal interrupt

The MCM's normal interrupt is generated if any of the following are true:

- MCM\_ISCR[ETBI] is set, which is caused by
  - The ETB counter is enabled (MCM\_ETBCC[CNTEN] = 1),
  - The ETB count expires, and
  - The response to counter expiration is a normal interrupt (MCM\_ETBCC[RSPT] = 01)
- Cache write buffer error interrupt is enabled (CWBEE) and a cache write buffer error occurs (CWBER)

- FPU input denormal interrupt is enabled (FIDCE) and an input is denormalized (FIDC)
- FPU inexact interrupt is enabled (FIXCE) and a number is inexact (FIXC)
- FPU underflow interrupt is enabled (FUFCE) and an underflow occurs (FUFC)
- FPU overflow interrupt is enabled (FOFCE) and an overflow occurs (FOFC)
- FPU divide-by-zero interrupt is enabled (FDZCE) and a divide-by-zero occurs (FDZC)
- FPU invalid operation interrupt is enabled (FDZCE) and an invalid occurs (FDZC)

### 17.3.1.3 Determining source of the normal interrupt

To determine the exact source of the normal interrupt qualify the interrupt status flags with the corresponding interrupt enable bits.

1. Form  $MCM\_ISCR[31:16] \&\& MCM\_ISCR[15:0]$
2. Search the result for asserted flags, which indicate the exact interrupt sources



# Chapter 18

## Crossbar Switch (AXBS)

### 18.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

This chapter provides information on the layout, configuration, and programming of the crossbar switch. The crossbar switch connects bus masters and bus slaves using a crossbar switch structure. This structure allows all bus masters to access different bus slaves simultaneously, while providing arbitration among the bus masters when they access the same slave. A variety of bus arbitration methods and attributes may be programmed on a slave-by-slave basis.

#### 18.1.1 Features

The crossbar switch includes these distinctive features:

- Symmetric crossbar bus switch implementation
  - Allows concurrent accesses from different masters to different slaves
  - Slave arbitration attributes configured on a slave-by-slave basis
- 32-bit width and support for byte, 2-byte, 4-byte, and 16-byte burst transfers
- Operation at a 1-to-1 clock frequency with the bus masters
- Low-Power Park mode support

## 18.2 Memory Map / Register Definition

Each slave port of the crossbar switch contains configuration registers. Read- and write-transfers require two bus clock cycles. The registers can be read from and written to only in supervisor mode. Additionally, these registers can be read from or written to only by 32-bit accesses.

A bus error response is returned if an unimplemented location is accessed within the crossbar switch.

The slave registers also feature a bit that, when set, prevents the registers from being written. The registers remain readable, but future write attempts have no effect on the registers and are terminated with a bus error response to the master initiating the write. The core, for example, takes a bus error interrupt.

### NOTE

This section shows the registers for all eight master and slave ports. If a master or slave is not used on this particular device, then unexpected results occur when writing to its registers. See the chip configuration details for the exact master/slave assignments for your device.

**AXBS memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_4000	Priority Registers Slave (AXBS_PRS0)	32	R/W	7654_3210h	<a href="#">18.2.1/433</a>
4000_4010	Control Register (AXBS_CRS0)	32	R/W	0000_0000h	<a href="#">18.2.2/437</a>
4000_4100	Priority Registers Slave (AXBS_PRS1)	32	R/W	7654_3210h	<a href="#">18.2.1/433</a>
4000_4110	Control Register (AXBS_CRS1)	32	R/W	0000_0000h	<a href="#">18.2.2/437</a>
4000_4200	Priority Registers Slave (AXBS_PRS2)	32	R/W	7654_3210h	<a href="#">18.2.1/433</a>
4000_4210	Control Register (AXBS_CRS2)	32	R/W	0000_0000h	<a href="#">18.2.2/437</a>
4000_4300	Priority Registers Slave (AXBS_PRS3)	32	R/W	7654_3210h	<a href="#">18.2.1/433</a>
4000_4310	Control Register (AXBS_CRS3)	32	R/W	0000_0000h	<a href="#">18.2.2/437</a>
4000_4400	Priority Registers Slave (AXBS_PRS4)	32	R/W	7654_3210h	<a href="#">18.2.1/433</a>
4000_4410	Control Register (AXBS_CRS4)	32	R/W	0000_0000h	<a href="#">18.2.2/437</a>
4000_4500	Priority Registers Slave (AXBS_PRS5)	32	R/W	7654_3210h	<a href="#">18.2.1/433</a>
4000_4510	Control Register (AXBS_CRS5)	32	R/W	0000_0000h	<a href="#">18.2.2/437</a>

*Table continues on the next page...*

## AXBS memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_4600	Priority Registers Slave (AXBS_PRS6)	32	R/W	7654_3210h	<a href="#">18.2.1/433</a>
4000_4610	Control Register (AXBS_CRS6)	32	R/W	0000_0000h	<a href="#">18.2.2/437</a>
4000_4700	Priority Registers Slave (AXBS_PRS7)	32	R/W	7654_3210h	<a href="#">18.2.1/433</a>
4000_4710	Control Register (AXBS_CRS7)	32	R/W	0000_0000h	<a href="#">18.2.2/437</a>
4000_4800	Master General Purpose Control Register (AXBS_MGPCR0)	32	R/W	0000_0000h	<a href="#">18.2.3/439</a>
4000_4900	Master General Purpose Control Register (AXBS_MGPCR1)	32	R/W	0000_0000h	<a href="#">18.2.3/439</a>
4000_4A00	Master General Purpose Control Register (AXBS_MGPCR2)	32	R/W	0000_0000h	<a href="#">18.2.3/439</a>
4000_4B00	Master General Purpose Control Register (AXBS_MGPCR3)	32	R/W	0000_0000h	<a href="#">18.2.3/439</a>
4000_4C00	Master General Purpose Control Register (AXBS_MGPCR4)	32	R/W	0000_0000h	<a href="#">18.2.3/439</a>
4000_4D00	Master General Purpose Control Register (AXBS_MGPCR5)	32	R/W	0000_0000h	<a href="#">18.2.3/439</a>
4000_4E00	Master General Purpose Control Register (AXBS_MGPCR6)	32	R/W	0000_0000h	<a href="#">18.2.3/439</a>
4000_4F00	Master General Purpose Control Register (AXBS_MGPCR7)	32	R/W	0000_0000h	<a href="#">18.2.3/439</a>

### 18.2.1 Priority Registers Slave (AXBS\_PRSn)

The priority registers (PRSn) set the priority of each master port on a per slave port basis and reside in each slave port. The priority register can be accessed only with 32-bit accesses. After the CRSn[RO] bit is set, the PRSn register can only be read; attempts to write to it have no effect on PRSn and result in a bus-error response to the master initiating the write.


No two available master ports may be programmed with the same priority level. Attempts to program two or more masters with the same priority level result in a bus-error response and the PRSn is not updated.

#### NOTE

The possible values for the PRSn fields depend on the number of masters available on the device. See the device's chip configuration details for the number of masters supported.

- If the device contains less than five masters, values 000–011 are valid and writing other values results in an error.
- If the device contains  $n$  masters where  $n \geq 5$ , values 0 to  $n-1$  are valid and writing other values results in an error.

Addresses: AXBS\_PRS0 is 4000\_4000h base + 0h offset = 4000\_4000h  
 AXBS\_PRS1 is 4000\_4000h base + 100h offset = 4000\_4100h  
 AXBS\_PRS2 is 4000\_4000h base + 200h offset = 4000\_4200h  
 AXBS\_PRS3 is 4000\_4000h base + 300h offset = 4000\_4300h  
 AXBS\_PRS4 is 4000\_4000h base + 400h offset = 4000\_4400h  
 AXBS\_PRS5 is 4000\_4000h base + 500h offset = 4000\_4500h  
 AXBS\_PRS6 is 4000\_4000h base + 600h offset = 4000\_4600h  
 AXBS\_PRS7 is 4000\_4000h base + 700h offset = 4000\_4700h



**AXBS\_PRSn field descriptions**

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30–28 M7	Master 7 Priority. Sets the arbitration priority for this port on the associated slave port.  000 This master has level 1, or highest, priority when accessing the slave port. 001 This master has level 2 priority when accessing the slave port. 010 This master has level 3 priority when accessing the slave port. 011 This master has level 4 priority when accessing the slave port. 100 This master has level 5 priority when accessing the slave port. 101 This master has level 6 priority when accessing the slave port. 110 This master has level 7 priority when accessing the slave port. 111 This master has level 8, or lowest, priority when accessing the slave port.
27 Reserved	This read-only field is reserved and always has the value zero.
26–24 M6	Master 6 Priority. Sets the arbitration priority for this port on the associated slave port.  000 This master has level 1, or highest, priority when accessing the slave port. 001 This master has level 2 priority when accessing the slave port. 010 This master has level 3 priority when accessing the slave port. 011 This master has level 4 priority when accessing the slave port. 100 This master has level 5 priority when accessing the slave port. 101 This master has level 6 priority when accessing the slave port. 110 This master has level 7 priority when accessing the slave port. 111 This master has level 8, or lowest, priority when accessing the slave port.
23 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

## AXBS\_PRSn field descriptions (continued)

Field	Description
22–20 M5	<p>Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.</p> <p>000 This master has level 1, or highest, priority when accessing the slave port.  001 This master has level 2 priority when accessing the slave port.  010 This master has level 3 priority when accessing the slave port.  011 This master has level 4 priority when accessing the slave port.  100 This master has level 5 priority when accessing the slave port.  101 This master has level 6 priority when accessing the slave port.  110 This master has level 7 priority when accessing the slave port.  111 This master has level 8, or lowest, priority when accessing the slave port.</p>
19 Reserved	This read-only field is reserved and always has the value zero.
18–16 M4	<p>Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.</p> <p>000 This master has level 1, or highest, priority when accessing the slave port.  001 This master has level 2 priority when accessing the slave port.  010 This master has level 3 priority when accessing the slave port.  011 This master has level 4 priority when accessing the slave port.  100 This master has level 5 priority when accessing the slave port.  101 This master has level 6 priority when accessing the slave port.  110 This master has level 7 priority when accessing the slave port.  111 This master has level 8, or lowest, priority when accessing the slave port.</p>
15 Reserved	This read-only field is reserved and always has the value zero.
14–12 M3	<p>Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.</p> <p>000 This master has level 1, or highest, priority when accessing the slave port.  001 This master has level 2 priority when accessing the slave port.  010 This master has level 3 priority when accessing the slave port.  011 This master has level 4 priority when accessing the slave port.  100 This master has level 5 priority when accessing the slave port.  101 This master has level 6 priority when accessing the slave port.  110 This master has level 7 priority when accessing the slave port.  111 This master has level 8, or lowest, priority when accessing the slave port.</p>
11 Reserved	This read-only field is reserved and always has the value zero.
10–8 M2	<p>Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.</p> <p>000 This master has level 1, or highest, priority when accessing the slave port.  001 This master has level 2 priority when accessing the slave port.  010 This master has level 3 priority when accessing the slave port.  011 This master has level 4 priority when accessing the slave port.  100 This master has level 5 priority when accessing the slave port.  101 This master has level 6 priority when accessing the slave port.  110 This master has level 7 priority when accessing the slave port.  111 This master has level 8, or lowest, priority when accessing the slave port.</p>

*Table continues on the next page...*

**AXBS\_PRSn field descriptions (continued)**

<b>Field</b>	<b>Description</b>
7 Reserved	This read-only field is reserved and always has the value zero.
6–4 M1	<p>Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.</p> <p>000 This master has level 1, or highest, priority when accessing the slave port.  001 This master has level 2 priority when accessing the slave port.  010 This master has level 3 priority when accessing the slave port.  011 This master has level 4 priority when accessing the slave port.  100 This master has level 5 priority when accessing the slave port.  101 This master has level 6 priority when accessing the slave port.  110 This master has level 7 priority when accessing the slave port.  111 This master has level 8, or lowest, priority when accessing the slave port.</p>
3 Reserved	This read-only field is reserved and always has the value zero.
2–0 M0	<p>Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.</p> <p>000 This master has level 1, or highest, priority when accessing the slave port.  001 This master has level 2 priority when accessing the slave port.  010 This master has level 3 priority when accessing the slave port.  011 This master has level 4 priority when accessing the slave port.  100 This master has level 5 priority when accessing the slave port.  101 This master has level 6 priority when accessing the slave port.  110 This master has level 7 priority when accessing the slave port.  111 This master has level 8, or lowest, priority when accessing the slave port.</p>

## 18.2.2 Control Register (AXBS\_CRSn)

These registers control several features of each slave port and must be accessed using 32-bit accesses. After CRSn[RO] is set, the CRSn can only be read; attempts to write to it have no effect and result in an error response.

Addresses: AXBS\_CRS0 is 4000\_4000h base + 10h offset = 4000\_4010h

AXBS\_CRS1 is 4000\_4000h base + 110h offset = 4000\_4110h

AXBS\_CRS2 is 4000\_4000h base + 210h offset = 4000\_4210h


AXBS\_CRS3 is 4000\_4000h base + 310h offset = 4000\_4310h

AXBS\_CRS4 is 4000\_4000h base + 410h offset = 4000\_4410h

AXBS\_CRS5 is 4000\_4000h base + 510h offset = 4000\_4510h

AXBS\_CRS6 is 4000\_4000h base + 610h offset = 4000\_4610h

AXBS\_CRS7 is 4000\_4000h base + 710h offset = 4000\_4710h



### AXBS\_CRSn field descriptions

Field	Description
31 RO	<p>Read Only</p> <p>Forces the slave port's CSRn and PRSn registers to be read-only. After set, only a hardware reset clears it.</p> <p>0 The slave port's registers are writeable 1 The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response.</p>
30 HLP	<p>Halt Low Priority</p> <p>Sets the initial arbitration priority for low power mode requests. Setting this bit will not effect the request for low power mode from attaining highest priority once it has control of the slave ports.</p> <p>0 The low power mode request has the highest priority for arbitration on this slave port 1 The low power mode request has the lowest initial priority for arbitration on this slave port</p>
29–10 Reserved	This read-only field is reserved and always has the value zero.
9–8 ARB	<p>Arbitration Mode</p> <p>Selects the arbitration policy for the slave port.</p> <p>00 Fixed priority 01 Round-robin, or rotating, priority 10 Reserved 11 Reserved</p>

Table continues on the next page...

## AXBS\_CRSn field descriptions (continued)

Field	Description
7–6 Reserved	This read-only field is reserved and always has the value zero.
5–4 PCTL	<p>Parking Control</p> <p>Determines the slave port's parking control. The low-power park feature results in an overall power savings if the slave port is not saturated. However, this forces an extra latency clock when any master tries to access the slave port while not in use because it is not parked on any master.</p> <p>00 When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field</p> <p>01 When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port</p> <p>10 When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state</p> <p>11 Reserved</p>
3 Reserved	This read-only field is reserved and always has the value zero.
2–0 PARK	<p>Park</p> <p>Determines which master port the current slave port parks on when no masters are actively making requests and the PCTL bits are cleared.</p> <p><b>NOTE:</b> Only select master ports that are actually present on the device. If not, undefined behavior may occur.</p> <p>000 Park on master port M0</p> <p>001 Park on master port M1</p> <p>010 Park on master port M2</p> <p>011 Park on master port M3</p> <p>100 Park on master port M4</p> <p>101 Park on master port M5</p> <p>110 Park on master port M6</p> <p>111 Park on master port M7</p>

### 18.2.3 Master General Purpose Control Register (AXBS\_MGPCRn)

The MGPCR controls only whether the master's undefined length burst accesses are allowed to complete uninterrupted or whether they can be broken by requests from higher priority masters. The MGPCR can be accessed only in Supervisor mode with 32-bit accesses.

Addresses: AXBS\_MGPCR0 is 4000\_4000h base + 800h offset = 4000\_4800h

AXBS\_MGPCR1 is 4000\_4000h base + 900h offset = 4000\_4900h

AXBS\_MGPCR2 is 4000\_4000h base + A00h offset = 4000\_4A00h


AXBS\_MGPCR3 is 4000\_4000h base + B00h offset = 4000\_4B00h

AXBS\_MGPCR4 is 4000\_4000h base + C00h offset = 4000\_4C00h

AXBS\_MGPCR5 is 4000\_4000h base + D00h offset = 4000\_4D00h

AXBS\_MGPCR6 is 4000\_4000h base + E00h offset = 4000\_4E00h

AXBS\_MGPCR7 is 4000\_4000h base + F00h offset = 4000\_4F00h



#### AXBS\_MGPCRn field descriptions

Field	Description
31–3 Reserved	This read-only field is reserved and always has the value zero.
2–0 AULB	<p>Arbitrates On Undefined Length Bursts</p> <p>Determines whether, and when, the crossbar switch arbitrates away the slave port the master owns when the master is performing undefined length burst accesses.</p> <p>000 No arbitration is allowed during an undefined length burst            001 Arbitration is allowed at any time during an undefined length burst            010 Arbitration is allowed after four beats of an undefined length burst            011 Arbitration is allowed after eight beats of an undefined length burst            100 Arbitration is allowed after 16 beats of an undefined length burst            101 Reserved            110 Reserved            111 Reserved</p>

## 18.3 Functional Description

### 18.3.1 General operation

When a master accesses the crossbar switch the access is immediately taken. If the targeted slave port of the access is available, then the access is immediately presented on the slave port. Single-clock, or -zero-wait state, accesses are possible through the crossbar. If the targeted slave port of the access is busy or parked on a different master port, the requesting master simply sees wait states inserted until the targeted slave port can service the master's request. The latency in servicing the request depends on each master's priority level and the responding peripheral's access time.

Because the crossbar switch appears to be just another slave to the master device, the master device has no knowledge of whether it actually owns the slave port it is targeting. While the master does not have control of the slave port it is targeting, it simply waits.

A master is given control of the targeted slave port only after a previous access to a different slave port completes, regardless of its priority on the newly targeted slave port. This prevents deadlock from occurring when:

- A higher priority master has:
  - An outstanding request to one slave port that has a long response time and
  - A pending access to a different slave port, and
- A lower priority master is also making a request to the same slave port as the pending access of the higher priority master.

After the master has control of the slave port it is targeting, the master remains in control of that slave port until it gives up the slave port by running an IDLE cycle or by leaving that slave port for its next access.

The master could also lose control of the slave port if another higher priority master makes a request to the slave port; however, if the master is running a fixed-length burst transfer it retains control of the slave port until that transfer completes. Based on MGPCR[AULB], the master either retains control of the slave port when doing undefined length incrementing burst transfers or loses the bus to a higher priority master.

The crossbar terminates all master IDLE transfers, as opposed to allowing the termination to come from one of the slave buses. Additionally, when no master is requesting access to a slave port, the crossbar drives IDLE transfers onto the slave bus, even though a default master may be granted access to the slave port.

When a slave bus is being idled by the crossbar, it can park the slave port on the master port indicated by  $CRS_n[PARK]$ . This is done to save the initial clock of arbitration delay that otherwise would be seen if the master had to arbitrate to gain control of the slave port. The slave port can also be put into Low Power Park mode to save power, by using  $CRS_n[PCTL]$ .

### 18.3.2 Register coherency

The operation of the crossbar is affected as soon as a register is written. The values of the registers do not track with slave-port-related master accesses, but instead track only with slave accesses.

The  $MGPCR_x[AULB]$  bits are the exception to this rule. The update of these bits is only recognized when the master on that master port runs an IDLE cycle, even though the slave bus cycle to write them will have already terminated successfully. If the  $MGPCR_x[AULB]$  bits are written between two burst accesses, the new AULB encodings do not take effect until an IDLE cycle is initiated by the master on that master port.

### 18.3.3 Arbitration

The crossbar switch supports two arbitration schemes:

- A fixed-priority comparison algorithm
- A round-robin fairness algorithm


The arbitration scheme is independently programmable for each slave port.

#### 18.3.3.1 Arbitration during undefined length bursts

Arbitration points during an undefined length burst are defined by the current master's  $MGPCR[AULB]$  field setting. When a defined length is imposed on the burst via the AULB bits, the undefined length burst is treated as a single or series of single back-to-back fixed-length burst accesses.

The following figure illustrates an example:

## Functional Description



**Figure 18-28. Undefined length burst example**

In this example, a master runs an undefined length burst and the MGPCR[AULB] bits indicate arbitration occurs after the fourth beat of the burst. The master runs two sequential beats and then starts what will be a 12-beat undefined length burst access to a new address within the same slave port region as the previous access. The crossbar does not allow an arbitration point until the fourth overall access, or the second beat of the second burst. At that point, all remaining accesses are open for arbitration until the master loses control of the slave port.

Assume the master loses control of the slave port after the fifth beat of the second burst. After the master regains control of the slave port no arbitration point is available until after the master has run four more beats of its burst. After the fourth beat of the now continued burst, or the ninth beat of the second burst from the master's perspective, is taken, all beats of the burst are once again open for arbitration until the master loses control of the slave port.

Assume the master again loses control of the slave port on the fifth beat of the third now continued burst, or the 10th beat of the second burst from the master's perspective. After the master regains control of the slave port, it is allowed to complete its final two beats of its burst without facing arbitration.

### Note

Fixed-length burst accesses are not affected by the AULB bits.  
All fixed-length burst accesses lock out arbitration until the last beat of the fixed-length burst.

### 18.3.3.2 Fixed-priority operation

When operating in Fixed-Priority mode, each master is assigned a unique priority level in the priority registers (PRSn). If two masters request access to a slave port, the master with the highest priority in the selected priority register gains control over the slave port.

When a master makes a request to a slave port, the slave port checks whether the new requesting master's priority level is higher than that of the master that currently has control over the slave port, unless the slave port is in a parked state. The slave port performs an arbitration check at every clock edge to ensure that the proper master, if any, has control of the slave port.

The following table describes possible scenarios based on the requesting master port:

**Table 18-29. How AXBS grants control of a slave port to a master**

When	Then AXBS grants control to the requesting master
Both of the following are true: <ul style="list-style-type: none"> <li>The current master is not running a transfer.</li> <li>The new requesting master's priority level is higher than that of the current master.</li> </ul>	At the next clock edge
Both of the following are true: <ul style="list-style-type: none"> <li>The current master is running a fixed length burst transfer or a locked transfer.</li> <li>The requesting master's priority level is higher than that of the current master.</li> </ul>	At the end of the burst transfer or locked transfer
The master is running an undefined length burst transfer.	At the next arbitration point <b>NOTE:</b> Arbitration points for an undefined length burst are defined in the MGPCR for each master.
The requesting master's priority level is lower than the current master.	At the conclusion of one of the following cycles: <ul style="list-style-type: none"> <li>An IDLE cycle</li> <li>A non-IDLE cycle to a location other than the current slave port</li> </ul>

### 18.3.3.3 Round-robin priority operation

When operating in Round-Robin mode, each master is assigned a relative priority based on the master port number. This relative priority is compared to the master port number (ID) of the last master to perform a transfer on the slave bus. The highest priority requesting master becomes owner of the slave bus at the next transfer boundary, accounting for locked and fixed-length burst transfers. Priority is based on how far ahead the ID of the requesting master is to the ID of the last master.

After granted access to a slave port, a master may perform as many transfers as desired to that port until another master makes a request to the same slave port. The next master in line is granted access to the slave port at the next transfer boundary, or possibly on the next clock cycle if the current master has no pending access request.

As an example of arbitration in Round-Robin mode, assume the crossbar is implemented with master ports 0, 1, 4, and 5. If the last master of the slave port was master 1, and master 0, 4 and 5 make simultaneous requests, they are serviced in the order 4, 5, and then 0.

Parking may continue to be used in a round-robin mode, but does not affect the round-robin pointer unless the parked master actually performs a transfer. Handoff occurs to the next master in line after one cycle of arbitration. If the slave port is put into low-power park mode, the round-robin pointer is reset to point at master port 0, giving it the highest priority.

### 18.3.3.4 Priority assignment

Each master port must be assigned a unique 3-bit priority level. If an attempt is made to program multiple master ports with the same priority level within the priority registers (PRSn), the crossbar switch responds with a bus error and the registers are not updated.

## 18.4 Initialization/application information

No initialization is required by or for the crossbar switch. Hardware reset ensures all the register bits used by the crossbar switch are properly initialized to a valid state. However, settings and priorities may be programmed to achieve maximum system performance.

# Chapter 19

## Memory Protection Unit (MPU)

### 19.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The Memory Protection Unit (MPU) provides hardware access control for all memory references generated in the device.

### 19.2 Overview

The MPU concurrently monitors all system bus transactions and evaluates their appropriateness using pre-programmed region descriptors that define memory spaces and their access rights. Memory references that have sufficient access control rights are allowed to complete, while references that are not mapped to any region descriptor or have insufficient rights are terminated with a protection error response.

#### 19.2.1 Block Diagram

A simplified block diagram of the MPU module is shown in the following figure. The hardware's two-dimensional connection matrix is clearly visible with the basic access evaluation macro shown as the replicated submodule block. The crossbar switch slave ports are shown on the left, the region descriptor registers in the middle, and the peripheral bus interface on the right side. The evaluation macro contains two magnitude comparators connected to the start and end address registers from each region descriptor as well as the combinational logic blocks to determine the region hit and the access protection error. For details of the access evaluation macro, see [Access Evaluation Macro](#).




Figure 19-1. MPU Block Diagram

## 19.2.2 Features

The MPU implements a two-dimensional hardware array of memory region descriptors and the crossbar slave ports to continuously monitor the legality of every memory reference generated by each bus master in the system. The feature set includes:

- 16 program-visible 128-bit region descriptors, accessible by four 32-bit words each
  - Each region descriptor defines a modulo-32 byte space, aligned anywhere in memory
    - Region sizes can vary from 32 bytes to 4 Gbytes
  - Two access control permissions defined in a single descriptor word
    - Masters 0–3: read, write, and execute attributes for supervisor and user accesses
    - Masters 4–7: read and write attributes
- Hardware-assisted maintenance of the descriptor valid bit minimizes coherency issues

- Alternate programming model view of the access control permissions word
- Priority given to granting permission over denying access for overlapping region descriptors
- Detects access protection errors if a memory reference does not hit in any memory region, or if the reference is illegal in all hit memory regions. If an access error occurs, the reference is terminated with an error response, and the MPU inhibits the bus cycle being sent to the targeted slave device.
- Error registers (per slave port) capture the last faulting address, attributes, and other information
- Global MPU enable/disable control bit

### 19.3 Memory Map/Register Definition

The programming model is partitioned into three groups: control/status registers, the data structure containing the region descriptors, and the alternate view of the region descriptor access control values.

The programming model can only be referenced using 32-bit accesses. Attempted references using different access sizes, to undefined (reserved) addresses, or with a non-supported access type (a write to a read-only register, or a read of a write-only register) generate an error termination.

The programming model can be accessed only in supervisor mode.

#### NOTE

See the chip configuration details for any chip-specific register information for this module.

**MPU memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_D000	Control/Error Status Register (MPU_CESR)	32	R/W	0081_8201h	<a href="#">19.3.1/451</a>
4000_D010	Error Address Register, Slave Port n (MPU_EAR0)	32	R	Undefined	<a href="#">19.3.2/452</a>
4000_D014	Error Detail Register, Slave Port n (MPU_EDR0)	32	R	Undefined	<a href="#">19.3.3/453</a>
4000_D018	Error Address Register, Slave Port n (MPU_EAR1)	32	R	Undefined	<a href="#">19.3.2/452</a>
4000_D01C	Error Detail Register, Slave Port n (MPU_EDR1)	32	R	Undefined	<a href="#">19.3.3/453</a>

*Table continues on the next page...*

## MPU memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_D020	Error Address Register, Slave Port n (MPU_EAR2)	32	R	Undefined	<a href="#">19.3.2/452</a>
4000_D024	Error Detail Register, Slave Port n (MPU_EDR2)	32	R	Undefined	<a href="#">19.3.3/453</a>
4000_D028	Error Address Register, Slave Port n (MPU_EAR3)	32	R	Undefined	<a href="#">19.3.2/452</a>
4000_D02C	Error Detail Register, Slave Port n (MPU_EDR3)	32	R	Undefined	<a href="#">19.3.3/453</a>
4000_D030	Error Address Register, Slave Port n (MPU_EAR4)	32	R	Undefined	<a href="#">19.3.2/452</a>
4000_D034	Error Detail Register, Slave Port n (MPU_EDR4)	32	R	Undefined	<a href="#">19.3.3/453</a>
4000_D400	Region Descriptor n, Word 0 (MPU_RGD0_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D404	Region Descriptor n, Word 1 (MPU_RGD0_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D408	Region Descriptor n, Word 2 (MPU_RGD0_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D40C	Region Descriptor n, Word 3 (MPU_RGD0_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D410	Region Descriptor n, Word 0 (MPU_RGD1_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D414	Region Descriptor n, Word 1 (MPU_RGD1_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D418	Region Descriptor n, Word 2 (MPU_RGD1_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D41C	Region Descriptor n, Word 3 (MPU_RGD1_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D420	Region Descriptor n, Word 0 (MPU_RGD2_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D424	Region Descriptor n, Word 1 (MPU_RGD2_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D428	Region Descriptor n, Word 2 (MPU_RGD2_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D42C	Region Descriptor n, Word 3 (MPU_RGD2_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D430	Region Descriptor n, Word 0 (MPU_RGD3_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D434	Region Descriptor n, Word 1 (MPU_RGD3_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D438	Region Descriptor n, Word 2 (MPU_RGD3_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D43C	Region Descriptor n, Word 3 (MPU_RGD3_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D440	Region Descriptor n, Word 0 (MPU_RGD4_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D444	Region Descriptor n, Word 1 (MPU_RGD4_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D448	Region Descriptor n, Word 2 (MPU_RGD4_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D44C	Region Descriptor n, Word 3 (MPU_RGD4_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D450	Region Descriptor n, Word 0 (MPU_RGD5_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D454	Region Descriptor n, Word 1 (MPU_RGD5_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D458	Region Descriptor n, Word 2 (MPU_RGD5_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D45C	Region Descriptor n, Word 3 (MPU_RGD5_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D460	Region Descriptor n, Word 0 (MPU_RGD6_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D464	Region Descriptor n, Word 1 (MPU_RGD6_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D468	Region Descriptor n, Word 2 (MPU_RGD6_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>

Table continues on the next page...

## MPU memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_D46C	Region Descriptor n, Word 3 (MPU_RGD6_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D470	Region Descriptor n, Word 0 (MPU_RGD7_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D474	Region Descriptor n, Word 1 (MPU_RGD7_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D478	Region Descriptor n, Word 2 (MPU_RGD7_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D47C	Region Descriptor n, Word 3 (MPU_RGD7_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D480	Region Descriptor n, Word 0 (MPU_RGD8_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D484	Region Descriptor n, Word 1 (MPU_RGD8_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D488	Region Descriptor n, Word 2 (MPU_RGD8_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D48C	Region Descriptor n, Word 3 (MPU_RGD8_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D490	Region Descriptor n, Word 0 (MPU_RGD9_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D494	Region Descriptor n, Word 1 (MPU_RGD9_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D498	Region Descriptor n, Word 2 (MPU_RGD9_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D49C	Region Descriptor n, Word 3 (MPU_RGD9_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D4A0	Region Descriptor n, Word 0 (MPU_RGD10_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D4A4	Region Descriptor n, Word 1 (MPU_RGD10_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D4A8	Region Descriptor n, Word 2 (MPU_RGD10_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D4AC	Region Descriptor n, Word 3 (MPU_RGD10_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D4B0	Region Descriptor n, Word 0 (MPU_RGD11_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D4B4	Region Descriptor n, Word 1 (MPU_RGD11_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D4B8	Region Descriptor n, Word 2 (MPU_RGD11_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D4BC	Region Descriptor n, Word 3 (MPU_RGD11_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D4C0	Region Descriptor n, Word 0 (MPU_RGD12_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D4C4	Region Descriptor n, Word 1 (MPU_RGD12_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D4C8	Region Descriptor n, Word 2 (MPU_RGD12_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D4CC	Region Descriptor n, Word 3 (MPU_RGD12_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D4D0	Region Descriptor n, Word 0 (MPU_RGD13_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D4D4	Region Descriptor n, Word 1 (MPU_RGD13_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D4D8	Region Descriptor n, Word 2 (MPU_RGD13_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D4DC	Region Descriptor n, Word 3 (MPU_RGD13_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D4E0	Region Descriptor n, Word 0 (MPU_RGD14_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D4E4	Region Descriptor n, Word 1 (MPU_RGD14_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D4E8	Region Descriptor n, Word 2 (MPU_RGD14_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D4EC	Region Descriptor n, Word 3 (MPU_RGD14_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>

Table continues on the next page...

## MPU memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_D4F0	Region Descriptor n, Word 0 (MPU_RGD15_WORD0)	32	R/W	0000_0000h	<a href="#">19.3.4/454</a>
4000_D4F4	Region Descriptor n, Word 1 (MPU_RGD15_WORD1)	32	R/W	0000_001Fh	<a href="#">19.3.5/455</a>
4000_D4F8	Region Descriptor n, Word 2 (MPU_RGD15_WORD2)	32	R/W	0000_0000h	<a href="#">19.3.6/455</a>
4000_D4FC	Region Descriptor n, Word 3 (MPU_RGD15_WORD3)	32	R/W	0000_0000h	<a href="#">19.3.7/458</a>
4000_D800	Region Descriptor Alternate Access Control n (MPU_RGDAAC0)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D804	Region Descriptor Alternate Access Control n (MPU_RGDAAC1)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D808	Region Descriptor Alternate Access Control n (MPU_RGDAAC2)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D80C	Region Descriptor Alternate Access Control n (MPU_RGDAAC3)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D810	Region Descriptor Alternate Access Control n (MPU_RGDAAC4)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D814	Region Descriptor Alternate Access Control n (MPU_RGDAAC5)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D818	Region Descriptor Alternate Access Control n (MPU_RGDAAC6)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D81C	Region Descriptor Alternate Access Control n (MPU_RGDAAC7)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D820	Region Descriptor Alternate Access Control n (MPU_RGDAAC8)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D824	Region Descriptor Alternate Access Control n (MPU_RGDAAC9)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D828	Region Descriptor Alternate Access Control n (MPU_RGDAAC10)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D82C	Region Descriptor Alternate Access Control n (MPU_RGDAAC11)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D830	Region Descriptor Alternate Access Control n (MPU_RGDAAC12)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D834	Region Descriptor Alternate Access Control n (MPU_RGDAAC13)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D838	Region Descriptor Alternate Access Control n (MPU_RGDAAC14)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>
4000_D83C	Region Descriptor Alternate Access Control n (MPU_RGDAAC15)	32	R/W	0000_0000h	<a href="#">19.3.8/459</a>

## 19.3.1 Control/Error Status Register (MPU\_CESR)

Address: MPU\_CESR is 4000\_D000h base + 0h offset = 4000\_D000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
R	SPERR								1	0	HRL				NSP			NRGD			0							VLD						
W	w1c																																	
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1

### MPU\_CESR field descriptions

Field	Description
31–24 SPERR	<p>Slave port n error</p> <p>Indicates a captured error in EARn and EDRn. This bit is set when the hardware detects an error and records the faulting address and attributes. It is cleared by writing one to it. If another error is captured at the exact same cycle as the write, the flag remains set. A find-first-one instruction (or equivalent) can detect the presence of a captured error.</p> <p>The following shows the correspondence between the bit number and slave port number:</p> <ul style="list-style-type: none"> <li>• Bit 31 corresponds to slave port 0.</li> <li>• Bit 30 corresponds to slave port 1.</li> <li>• Bit 29 corresponds to slave port 2.</li> <li>• Bit 28 corresponds to slave port 3.</li> <li>• Bit 27 corresponds to slave port 4.</li> <li>• Bit 26 corresponds to slave port 5.</li> <li>• Bit 25 corresponds to slave port 6.</li> <li>• Bit 24 corresponds to slave port 7.</li> </ul> <p>0 No error has occurred for slave port n. 1 An error has occurred for slave port n.</p>
23 Reserved	This read-only field is reserved and always has the value one.
22–20 Reserved	This read-only field is reserved and always has the value zero.
19–16 HRL	<p>Hardware revision level</p> <p>Specifies the MPU's hardware and definition revision level. It can be read by software to determine the functional definition of the module.</p>
15–12 NSP	<p>Number of slave ports</p> <p>Specifies the number of slave ports connected to the MPU.</p>
11–8 NRGD	<p>Number of region descriptors</p> <p>Indicates the number of region descriptors implemented in the MPU.</p> <p>0000 8 region descriptors 0001 12 region descriptors 0010 16 region descriptors</p>

Table continues on the next page...


**MPU\_CESR field descriptions (continued)**

Field	Description
7-1 Reserved	This read-only field is reserved and always has the value zero.
0 VLD	Valid (global enable/disable for the MPU)  0 MPU is disabled. All accesses from all bus masters are allowed. 1 MPU is enabled

**19.3.2 Error Address Register, Slave Port n (MPU\_EARn)**

When the MPU detects an access error on slave port n, the 32-bit reference address is captured in this read-only register and the corresponding bit in CESR[SPERR] set. Additional information about the faulting access is captured in the corresponding EDRn at the same time. This register and the corresponding EDRn contain the most recent access error; there are no hardware interlocks with CESR[SPERR], as the error registers are always loaded upon the occurrence of each protection violation.

Addresses: MPU\_EAR0 is 4000\_D000h base + 10h offset = 4000\_D010h  
 MPU\_EAR1 is 4000\_D000h base + 18h offset = 4000\_D018h  
 MPU\_EAR2 is 4000\_D000h base + 20h offset = 4000\_D020h  
 MPU\_EAR3 is 4000\_D000h base + 28h offset = 4000\_D028h  
 MPU\_EAR4 is 4000\_D000h base + 30h offset = 4000\_D030h



- \* Notes:  
 • x = Undefined at reset.

**MPU\_EARn field descriptions**

Field	Description
31-0 EADDR	Error address  Indicates the reference address from slave port n that generated the access error

### 19.3.3 Error Detail Register, Slave Port n (MPU\_EDRn)

When the MPU detects an access error on slave port n, 32 bits of error detail are captured in this read-only register and the corresponding bit in CESR[SPERR] is set. Information on the faulting address is captured in the corresponding EARn register at the same time. This register and the corresponding EARn register contain the most recent access error; there are no hardware interlocks with CESR[SPERR] as the error registers are always loaded upon the occurrence of each protection violation.

Addresses: MPU\_EDR0 is 4000\_D000h base + 14h offset = 4000\_D014h  
 MPU\_EDR1 is 4000\_D000h base + 1Ch offset = 4000\_D01Ch  
 MPU\_EDR2 is 4000\_D000h base + 24h offset = 4000\_D024h  
 MPU\_EDR3 is 4000\_D000h base + 2Ch offset = 4000\_D02Ch  
 MPU\_EDR4 is 4000\_D000h base + 34h offset = 4000\_D034h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	EACD															
W																
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EPID								EMN				EATTR			ERW
W																
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

#### MPU\_EDRn field descriptions

Field	Description
31–16 EACD	<p>Error access control detail</p> <p>Indicates the region descriptor with the access error.</p> <p>If EDRn contains a captured error and EACD is cleared, an access did not hit in any region descriptor. If only a single EACD bit is set, the protection error was caused by a single non-overlapping region descriptor. If two or more EACD bits are set, the protection error was caused by an overlapping set of region descriptors.</p>
15–8 EPID	<p>Error process identification</p> <p>Records the process identifier of the faulting reference. The process identifier is typically driven only by processor cores; for other bus masters, this field is cleared.</p>
7–4 EMN	<p>Error master number</p> <p>Indicates the bus master that generated the access error.</p>


*Table continues on the next page...*



### 19.3.5 Region Descriptor n, Word 1 (MPU\_RGD\_WORD1)

The second word of the region descriptor defines the 31-modulo-32 byte end address of the memory region. Writes to this register clear the region descriptor's valid bit (RGDn\_WORD3[VLD]).

Addresses: 4000\_D000h base + 404h offset + (16d × n), where n = 0d to 15d



**MPU\_RGDn\_WORD1 field descriptions**

Field	Description
31–5 ENDADDR	End address Defines the most significant bits of the 31-modulo-32 byte end address of the memory region. <b>NOTE:</b> The MPU does not verify that ENDADDR ≥ SRTADDR.
4–0 Reserved	This field is reserved.

### 19.3.6 Region Descriptor n, Word 2 (MPU\_RGD\_WORD2)

The third word of the region descriptor defines the access control rights of the memory region. The access control privileges depend on two broad classifications of bus masters:

- Bus masters 0–3 have a 5-bit field defining separate privilege rights for user and supervisor mode accesses, as well as the optional inclusion of a process identification field within the definition.
- Bus masters 4–7 are limited to separate read and write permissions.

For the privilege rights of bus masters 0–3, there are three flags associated with this function:

- Read (r) refers to accessing the referenced memory address using an operand (data) fetch
- Write (w) refers to updating the referenced memory address using a store (data) instruction
- Execute (x) refers to reading the referenced memory address using an instruction fetch

## Memory Map/Register Definition

Writes to RGDn\_WORD2 clear the region descriptor's valid bit (RGDn\_WORD3[VLD]). If only updating the access controls, write to RGDAACn instead because stores to these locations do not affect the descriptor's valid bit.

Addresses: 4000\_D000h base + 408h offset + (16d × n), where n = 0d to 15d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W	M7RE	M7WE	M6RE	M6WE	M5RE	M5WE	M4RE	M4WE	M3PE	M3SM		M3UM		M2PE	M2SM		M2UM		M1PE	M1SM		M1UM		M0PE	M0SM		M0UM					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### MPU\_RGDn\_WORD2 field descriptions

Field	Description
31 M7RE	Bus master 7 read enable. 0 Bus master 7 reads terminate with an access error and the read is not performed 1 Bus master 7 reads allowed
30 M7WE	Bus master 7 write enable 0 Bus master 7 writes terminate with an access error and the write is not performed 1 Bus master 7 writes allowed
29 M6RE	Bus master 6 read enable. 0 Bus master 6 reads terminate with an access error and the read is not performed 1 Bus master 6 reads allowed
28 M6WE	Bus master 6 write enable 0 Bus master 6 writes terminate with an access error and the write is not performed 1 Bus master 6 writes allowed
27 M5RE	Bus master 5 read enable. 0 Bus master 5 reads terminate with an access error and the read is not performed 1 Bus master 5 reads allowed
26 M5WE	Bus master 5 write enable 0 Bus master 5 writes terminate with an access error and the write is not performed 1 Bus master 5 writes allowed
25 M4RE	Bus master 4 read enable. 0 Bus master 4 reads terminate with an access error and the read is not performed 1 Bus master 4 reads allowed
24 M4WE	Bus master 4 write enable 0 Bus master 4 writes terminate with an access error and the write is not performed 1 Bus master 4 writes allowed
23 M3PE	Bus master 3 process identifier enable. 0 Do not include the process identifier in the evaluation 1 Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation

Table continues on the next page...


## MPU\_RGDn\_WORD2 field descriptions (continued)

Field	Description
22–21 M3SM	<p>Bus master 3 supervisor mode access control</p> <p>Defines the access controls for bus master 3 in supervisor mode</p> <p>00 r/w/x; read, write and execute allowed  01 r/x; read and execute allowed, but no write  10 r/w; read and write allowed, but no execute  11 Same as user mode defined in M3UM</p>
20–18 M3UM	<p>Bus master 3 user mode access control</p> <p>Defines the access controls for bus master 3 in user mode. M3UM consists of three independent bits, enabling read (r), write (w), and execute (x) permissions.</p> <p>0 An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed.  1 Allows the given access type to occur</p>
17 M2PE	<p>Bus master 2 process identifier enable</p> <p>See M3PE description</p>
16–15 M2SM	<p>Bus master 2 supervisor mode access control</p> <p>See M3SM description</p>
14–12 M2UM	<p>Bus master 2 user mode access control</p> <p>See M3UM description</p>
11 M1PE	<p>Bus master 1 process identifier enable</p> <p>See M1PE description</p>
10–9 M1SM	<p>Bus master 1 supervisor mode access control</p> <p>See M3SM description</p>
8–6 M1UM	<p>Bus master 1 user mode access control</p> <p>See M3UM description</p>
5 M0PE	<p>Bus master 0 process identifier enable</p> <p>See M0PE description</p>
4–3 M0SM	<p>Bus master 0 supervisor mode access control</p> <p>See M3SM description</p>
2–0 M0UM	<p>Bus master 0 user mode access control</p> <p>See M3UM description</p>

### 19.3.7 Region Descriptor n, Word 3 (MPU\_RGDn\_WORD3)

The fourth word of the region descriptor contains the optional process identifier and mask, plus the region descriptor’s valid bit.

Addresses: 4000\_D000h base + 40Ch offset + (16d × n), where n = 0d to 15d



**MPU\_RGDn\_WORD3 field descriptions**

Field	Description
31–24 PID	Process identifier  Specifies the process identifier that is included in the region hit determination if RGDn_WORD2[MxPE] is set. PIDMASK can mask individual bits in this field.
23–16 PIDMASK	Process identifier mask  Provides a masking capability so that multiple process identifiers can be included as part of the region hit determination. If a bit in PIDMASK is set, then the corresponding PID bit is ignored in the comparison. This field and PID are included in the region hit determination if RGDn_WORD2[MxPE] is set. For more information on the handling of the PID and PIDMASK, see “Access Evaluation - Hit Determination.”
15–1 Reserved	This read-only field is reserved and always has the value zero.
0 VLD	Valid  Signals the region descriptor is valid. Any write to RGDn_WORD0–2 clears this bit.  0 Region descriptor is invalid 1 Region descriptor is valid

### 19.3.8 Region Descriptor Alternate Access Control n (MPU\_RGDAACn)

Since software may adjust only the access controls within a region descriptor (RGDn\_WORD2) as different tasks execute, an alternate programming view of this 32-bit entity is available. Writing to this register does not affect the descriptor's valid bit.

Addresses: 4000\_D000h base + 800h offset + (4d × n), where n = 0d to 15d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R																																	
W	M7RE	M7WE	M6RE	M6WE	M5RE	M5WE	M4RE	M4WE	M3PE	M3SM	M3UM				M2PE	M2SM	M2UM				M1PE	M1SM	M1UM				M0PE	M0SM	M0UM				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

#### MPU\_RGDAACn field descriptions

Field	Description
31 M7RE	Bus master 7 read enable. 0 Bus master 7 reads terminate with an access error and the read is not performed 1 Bus master 7 reads allowed
30 M7WE	Bus master 7 write enable 0 Bus master 7 writes terminate with an access error and the write is not performed 1 Bus master 7 writes allowed
29 M6RE	Bus master 6 read enable. 0 Bus master 6 reads terminate with an access error and the read is not performed 1 Bus master 6 reads allowed
28 M6WE	Bus master 6 write enable 0 Bus master 6 writes terminate with an access error and the write is not performed 1 Bus master 6 writes allowed
27 M5RE	Bus master 5 read enable. 0 Bus master 5 reads terminate with an access error and the read is not performed 1 Bus master 5 reads allowed
26 M5WE	Bus master 5 write enable 0 Bus master 5 writes terminate with an access error and the write is not performed 1 Bus master 5 writes allowed
25 M4RE	Bus master 4 read enable. 0 Bus master 4 reads terminate with an access error and the read is not performed 1 Bus master 4 reads allowed

Table continues on the next page...

MPU\_RGDAAC<sub>n</sub> field descriptions (continued)

Field	Description
24 M4WE	Bus master 4 write enable  0 Bus master 4 writes terminate with an access error and the write is not performed 1 Bus master 4 writes allowed
23 M3PE	Bus master 3 process identifier enable.  0 Do not include the process identifier in the evaluation 1 Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation
22–21 M3SM	Bus master 3 supervisor mode access control  Defines the access controls for bus master 3 in supervisor mode  00 r/w/x; read, write and execute allowed 01 r/x; read and execute allowed, but no write 10 r/w; read and write allowed, but no execute 11 Same as user mode defined in M3UM
20–18 M3UM	Bus master 3 user mode access control  Defines the access controls for bus master 3 in user mode. M3UM consists of three independent bits, enabling read (r), write (w), and execute (x) permissions.  0 An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed. 1 Allows the given access type to occur
17 M2PE	Bus master 2 process identifier enable  See M3PE description.
16–15 M2SM	Bus master 2 supervisor mode access control  See M3SM description.
14–12 M2UM	Bus master 2 user mode access control  See M3UM description.
11 M1PE	Bus master 1 process identifier enable  See M3PE description.
10–9 M1SM	Bus master 1 supervisor mode access control  See M3SM description.
8–6 M1UM	Bus master 1 user mode access control  See M3UM description.
5 M0PE	Bus master 0 process identifier enable  See M3PE description.
4–3 M0SM	Bus master 0 supervisor mode access control  See M3SM description.

*Table continues on the next page...*

MPU\_RGDAAC $n$  field descriptions (continued)

Field	Description
2-0 M0UM	Bus master 0 user mode access control  See M3UM description.

## 19.4 Functional Description

In this section, the functional operation of the MPU is detailed, including the operation of the access evaluation macro and the handling of error-terminated bus cycles.

### 19.4.1 Access Evaluation Macro

The basic operation of the MPU is performed in the access evaluation macro, a hardware structure replicated in the two-dimensional connection matrix. As shown in the following figure, the access evaluation macro inputs the crossbar bus address phase signals and the contents of a region descriptor (RGD $n$ ) and performs two major functions: region hit determination and detection of an access protection violation. The following figure shows a functional block diagram.




Figure 19-100. MPU Access Evaluation Macro

#### 19.4.1.1 Hit Determination

To determine if the current reference hits in the given region, two magnitude comparators are used with the region's start and end addresses. The boolean equation for this portion of the hit determination is:

## Functional Description

```
region_hit = ((addr[31:5] >= RGDn_Word0[SRTADDR]) & (addr[31:5] <= RGDn_Word1[ENDADDR])) & RGDn_Word3[VLD]
```

where `addr` is the current reference address, `RGDn_Word0[SRTADDR]` and `RGDn_Word1[ENDADDR]` are the start and end addresses, and `RGDn_Word3[VLD]` is the valid bit.

### NOTE

The MPU does not verify that  $ENDADDR \geq SRTADDR$ .

In addition to the comparison of the reference address versus the region descriptor's start and end addresses, the optional process identifier is examined against the region descriptor's PID and PIDMASK fields. A process identifier hit term is formed as follows:

```
pid_hit = RGDn_Word2[MxPE] | ((current_pid | RGDn_Word3[PIDMASK]) == (RGDn_Word3[PID] | RGDn_Word3[PIDMASK]))
```

where the `current_pid` is the selected process identifier from the current bus master, and `RGDn_Word3[PID]` and `RGDn_Word3[PIDMASK]` are the process identifier fields from region descriptor *n*. For bus masters that do not output a process identifier, the MPU forces the `pid_hit` term to assert.

## 19.4.1.2 Privilege Violation Determination

While the access evaluation macro is determining region hit, the logic is also evaluating if the current access is allowed by the permissions defined in the region descriptor. Using the master and supervisor/user mode signals, a set of effective permissions is generated from the appropriate fields in the region descriptor. The protection violation logic then evaluates the access against the effective permissions using the specification shown below.

**Table 19-100. Protection Violation Definition**

Description	MxUM			Protection Violation?
	r	w	x	
Instruction fetch read	—	—	0	Yes, no execute permission
	—	—	1	No, access is allowed
Data read	0	—	—	Yes, no read permission
	1	—	—	No, access is allowed
Data write	—	0	—	Yes, no write permission
	—	1	—	No, access is allowed

## 19.4.2 Putting It All Together and Error Terminations

For each slave port monitored, the MPU performs a reduction-AND of all the individual terms from each access evaluation macro. This expression then terminates the bus cycle with an error and reports a protection error for three conditions:

1. If the access does not hit in any region descriptor, a protection error is reported.
2. If the access hits in a single region descriptor and that region signals a protection violation, a protection error is reported.
3. If the access hits in multiple (overlapping) regions and all regions signal protection violations, a protection error is reported.

As shown in the third condition, granting permission is a higher priority than denying access for overlapping regions. This approach is more flexible to system software in region descriptor assignments. For an example of the use of overlapping region descriptors, see [Application Information](#).

## 19.4.3 Power Management

Disabling the MPU by clearing CESR[VLD] minimizes power dissipation. To minimize the power dissipation of an enabled MPU, invalidate unused region descriptors by clearing the associated RGDn\_Word3[VLD] bits.

## 19.5 Initialization Information

At system startup, load the appropriate number of region descriptors, including setting RGDn\_Word3[VLD]. Setting CESR[VLD] enables the module.

If the system requires that all the loaded region descriptors be enabled simultaneously, first ensure that the entire MPU is disabled (CESR[VLD]=0).

### Note

A region descriptor must be set to allow access to the MPU registers if further changes are needed.

## 19.6 Application Information

In an operational system, interfacing with the MPU is generally classified into the following activities:

- Creating a new memory region—Load the appropriate region descriptor into an available  $\text{RGD}_n$ , using four sequential 32-bit writes. The hardware assists in the maintenance of the valid bit, so if this approach is followed, there are no coherency issues with the multi-cycle descriptor writes. (Clearing  $\text{RGD}_n\_Word3[\text{VLD}]$  deletes/removes an existing memory region.)
- Altering only access privileges—To not affect the valid bit, write to the alternate version of the access control word ( $\text{RGDAAC}_n$ ), so there are no coherency issues involved with the update. When the write completes, the memory region's access rights switch instantaneously to the new value.
- Changing a region's start and end addresses—Write a minimum of three words to the region descriptor ( $\text{RGD}_n\_Word\{0,1,3\}$ ). Word 0 and 1 redefine the start and end addresses, respectively. Word 3 re-enables the region descriptor valid bit. In most situations, all four words of the region descriptor are rewritten.
- Accessing the MPU—Allocate a region descriptor to restrict MPU access to supervisor mode from a specific master.
- Detecting an access error—The current bus cycle is terminated with an error response and  $\text{EAR}_n$  and  $\text{EDR}_n$  capture information on the faulting reference. The error-terminated bus cycle typically initiates an error response in the originating bus master. For example, a processor core may respond with a bus error exception, while a data movement bus master may respond with an error interrupt. The processor can retrieve the captured error address and detail information simply by reading  $\text{E}\{\text{A,D}\}_n$ .  $\text{CESR}[\text{SPERR}]$  signals which error registers contain captured fault data.
- Overlapping region descriptors—Applying overlapping regions often reduces the number of descriptors required for a given set of access controls. In the overlapping memory space, the protection rights of the corresponding region descriptors are logically summed together (the boolean OR operator).

The following dual-core system example contains four bus masters: the two processors (CP0, CP1) and two DMA engines (DMA1, a traditional data movement engine transferring data between RAM and peripherals and DMA2, a second engine transferring data to/from the RAM only). Consider the following region descriptor assignments:

**Table 19-101. Overlapping Region Descriptor Example**

Region Description	RGDn	CP0	CP1	DMA1	DMA2		
CP0 code	0	rwX	r--	—	—	Flash	
CP1 code	1	r--	rwX	—	—		
CP0 data & stack	2	rw-	—	—	—	RAM	
CP0 → CP1 shared data	2	3	r--	r--	—		—
CP1 → CP0 shared data	4		—	rw-	—		—
CP1 data & stack	4	—	rw-	—	—		
Shared DMA data	5	rw-	rw-	rw	rw		
MPU	6	rw-	rw-	—	—	Peripheral space	
Peripherals	7	rw-	rw-	rw	—		

In this example, there are eight descriptors used to span nine regions in the three main spaces of the system memory map (flash, RAM, and peripheral space). Each region indicates the specific permissions for each of the four bus masters and this definition provides an appropriate set of shared, private and executable memory spaces.

Of particular interest are the two overlapping spaces: region descriptors 2 & 3 and 3 & 4.

The space defined by RGD2 with no overlap is a private data and stack area that provides read/write access to CP0 only. The overlapping space between RGD2 and RGD3 defines a shared data space for passing data from CP0 to CP1 and the access controls are defined by the logical OR of the two region descriptors. Thus, CP0 has (rw- | r--) = (rw-) permissions, while CP1 has (--- | r--) = (r--) permission in this space. Both DMA engines are excluded from this shared processor data region. The overlapping spaces between RGD3 and RGD4 defines another shared data space, this one for passing data from CP1 to CP0. For this overlapping space, CP0 has (r-- | ---) = (r--) permission, while CP1 has (rw- | r--) = (rw-) permission. The non-overlapped space of RGD4 defines a private data and stack area for CP1 only.

The space defined by RGD5 is a shared data region, accessible by all four bus masters. Finally, the slave peripheral space mapped onto the IPS bus is partitioned into two regions: one containing the MPU's programming model accessible only to the two processor cores and the remaining peripheral region accessible to both processors and the traditional DMA1 master.

This simple example is intended to show one possible application of the capabilities of the MPU in a typical system.



# Chapter 20

## Peripheral Bridge (AIPS-Lite)

### 20.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The peripheral bridge (AIPS-Lite) converts the crossbar switch interface to an interface to access a majority of peripherals on the device.

The peripheral bridge supports up to 128 peripherals. The peripheral bridge occupies a 64 MB portion of the address space. The bridge includes separate clock enable inputs for each of the slots to accommodate slower peripherals.

#### 20.1.1 Features

Key features of the peripheral bridge are:

- Supports up to 128 peripherals
- Supports 8-, 16-, and 32-bit width peripheral slots
- Each independently configurable peripheral includes a clock enable, which allows peripherals to operate at any speed less than the system clock rate.
- Programming model provides memory protection functionality

#### 20.1.2 General operation

The peripherals connected to the peripheral bridge are modules that contain readable/writable control and status registers. The system masters read and write these registers through the peripheral bridge. The peripheral bridge generates module enables, the

## Memory map/register definition

module address, transfer attributes, byte enables, and write data as inputs to the peripherals. The peripheral bridge captures read data from the peripheral interface and drives it to the crossbar switch.

The register maps of the peripherals are located on 4 KB boundaries. Each peripheral is allocated one 4 KB block of the memory map.

The peripheral bridge (AIPS-Lite) memory map is illustrated as follows.

Addresses	Description
Base + 0x000_0000 - 0x000_0FFF	Module #0
Base + 0x000_1000 - 0x000_1FFF	Module #1
...	...
Base + 0x007_F000 - 0x007_FFFF	Module #127

## 20.2 Memory map/register definition

The peripheral bridge registers are 32-bit registers and can only be accessed in supervisor mode by trusted bus masters. Additionally, these registers must only be read from or written to by a 32-bit aligned access. The peripheral bridge registers are mapped into the PACR0 address space.

Two system clocks are required for read accesses, and three system clocks are required for write accesses to the peripheral bridge registers.

### NOTE

The number of fields and registers available depends on the device-specific implementation of the peripheral bridge module. See the Chip Configuration chapter for more information.

### AIPS memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_0000	Master Privilege Register A (AIPS0_MPRA)	32	R/W	Undefined	<a href="#">20.2.1/469</a>
4000_0020	Peripheral Access Control Register (AIPS0_PACRA)	32	R/W	4444_4444h	<a href="#">20.2.2/473</a>
4000_0024	Peripheral Access Control Register (AIPS0_PACRB)	32	R/W	4444_4444h	<a href="#">20.2.2/473</a>
4000_0028	Peripheral Access Control Register (AIPS0_PACRC)	32	R/W	4444_4444h	<a href="#">20.2.2/473</a>
4000_002C	Peripheral Access Control Register (AIPS0_PACRD)	32	R/W	4444_4444h	<a href="#">20.2.2/473</a>

*Table continues on the next page...*

## AIPS memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_0040	Peripheral Access Control Register (AIPS0_PACRE)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_0044	Peripheral Access Control Register (AIPS0_PACRF)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_0048	Peripheral Access Control Register (AIPS0_PACRG)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_004C	Peripheral Access Control Register (AIPS0_PACRH)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_0050	Peripheral Access Control Register (AIPS0_PACRI)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_0054	Peripheral Access Control Register (AIPS0_PACRJ)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_0058	Peripheral Access Control Register (AIPS0_PACRK)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_005C	Peripheral Access Control Register (AIPS0_PACRL)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_0060	Peripheral Access Control Register (AIPS0_PACRM)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_0064	Peripheral Access Control Register (AIPS0_PACRN)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_0068	Peripheral Access Control Register (AIPS0_PACRO)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4000_006C	Peripheral Access Control Register (AIPS0_PACRP)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_0000	Master Privilege Register A (AIPS1_MPRA)	32	R/W	Undefined	<a href="#">20.2.1/469</a>
4008_0020	Peripheral Access Control Register (AIPS1_PACRA)	32	R/W	4444_4444h	<a href="#">20.2.2/473</a>
4008_0024	Peripheral Access Control Register (AIPS1_PACRB)	32	R/W	4444_4444h	<a href="#">20.2.2/473</a>
4008_0028	Peripheral Access Control Register (AIPS1_PACRC)	32	R/W	4444_4444h	<a href="#">20.2.2/473</a>
4008_002C	Peripheral Access Control Register (AIPS1_PACRD)	32	R/W	4444_4444h	<a href="#">20.2.2/473</a>
4008_0040	Peripheral Access Control Register (AIPS1_PACRE)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_0044	Peripheral Access Control Register (AIPS1_PACRF)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_0048	Peripheral Access Control Register (AIPS1_PACRG)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_004C	Peripheral Access Control Register (AIPS1_PACRH)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_0050	Peripheral Access Control Register (AIPS1_PACRI)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_0054	Peripheral Access Control Register (AIPS1_PACRJ)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_0058	Peripheral Access Control Register (AIPS1_PACRK)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_005C	Peripheral Access Control Register (AIPS1_PACRL)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_0060	Peripheral Access Control Register (AIPS1_PACRM)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_0064	Peripheral Access Control Register (AIPS1_PACRN)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_0068	Peripheral Access Control Register (AIPS1_PACRO)	32	R/W	Undefined	<a href="#">20.2.3/479</a>
4008_006C	Peripheral Access Control Register (AIPS1_PACRP)	32	R/W	Undefined	<a href="#">20.2.3/479</a>

### 20.2.1 Master Privilege Register A (AIPSx\_MPRA)

The MPRA register specifies identical 4-bit fields defining the access-privilege level associated with a bus master in the device to the various peripherals. The register provides one field per bus master.

**NOTE**

At reset, the default value loaded into the MPROT[7-0] fields is device-specific. See the Chip Configuration details for the value on your particular device.

Accesses to registers or register fields which correspond to master or peripheral locations which are not implemented return zeros on reads, and are ignored on writes.

Each master is assigned depending on its connection to the crossbar switch master ports. See your device-specific Chip Configuration details for information about the master assignments to these registers.

Addresses: AIPSO\_MPRA is 4000\_0000h base + 0h offset = 4000\_0000h

AIPS1\_MPRA is 4008\_0000h base + 0h offset = 4008\_0000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	MTR0	MTW0	MPL0	0	MTR1	MTW1	MPL1	0	MTR2	MTW2	MPL2	0	MTR3	MTW3	MPL3	0	MTR4	MTW4	MPL4	0	MTR5	MTW5	MPL5	0	MTR6	MTW6	MPL6	0	MTR7	MTW7	MPL7
W																																
Reset	x*	x*	x*	x*	x*	x*	x*																									

\* Notes:

- x = Undefined at reset.

**AIPStx\_MPRA field descriptions**

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30 MTR0	Master trusted for read  Determines whether the master is trusted for read accesses.  0 This master is not trusted for read accesses. 1 This master is trusted for read accesses.
29 MTW0	Master trusted for writes  Determines whether the master is trusted for write accesses.  0 This master is not trusted for write accesses. 1 This master is trusted for write accesses.
28 MPL0	Master privilege level  Specifies how the privilege level of the master is determined.  0 Accesses from this master are forced to user-mode. 1 Accesses from this master are not forced to user-mode.
27 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

**AIPSx\_MPRA field descriptions (continued)**

<b>Field</b>	<b>Description</b>
26 MTR1	Master trusted for read  Determines whether the master is trusted for read accesses.  0 This master is not trusted for read accesses. 1 This master is trusted for read accesses.
25 MTW1	Master trusted for writes  Determines whether the master is trusted for write accesses.  0 This master is not trusted for write accesses. 1 This master is trusted for write accesses.
24 MPL1	Master privilege level  Specifies how the privilege level of the master is determined.  0 Accesses from this master are forced to user-mode. 1 Accesses from this master are not forced to user-mode.
23 Reserved	This read-only field is reserved and always has the value zero.
22 MTR2	Master trusted for read  Determines whether the master is trusted for read accesses.  0 This master is not trusted for read accesses. 1 This master is trusted for read accesses.
21 MTW2	Master trusted for writes  Determines whether the master is trusted for write accesses.  0 This master is not trusted for write accesses. 1 This master is trusted for write accesses.
20 MPL2	Master privilege level  Specifies how the privilege level of the master is determined.  0 Accesses from this master are forced to user-mode. 1 Accesses from this master are not forced to user-mode.
19 Reserved	This read-only field is reserved and always has the value zero.
18 MTR3	Master trusted for read  Determines whether the master is trusted for read accesses.  0 This master is not trusted for read accesses. 1 This master is trusted for read accesses.
17 MTW3	Master trusted for writes  Determines whether the master is trusted for write accesses.

*Table continues on the next page...*

**AIPSx\_MPRA field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 This master is not trusted for write accesses. 1 This master is trusted for write accesses.
16 MPL3	Master privilege level Specifies how the privilege level of the master is determined. 0 Accesses from this master are forced to user-mode. 1 Accesses from this master are not forced to user-mode.
15 Reserved	This read-only field is reserved and always has the value zero.
14 MTR4	Master trusted for read Determines whether the master is trusted for read accesses. 0 This master is not trusted for read accesses. 1 This master is trusted for read accesses.
13 MTW4	Master trusted for writes Determines whether the master is trusted for write accesses. 0 This master is not trusted for write accesses. 1 This master is trusted for write accesses.
12 MPL4	Master privilege level Specifies how the privilege level of the master is determined. 0 Accesses from this master are forced to user-mode. 1 Accesses from this master are not forced to user-mode.
11 Reserved	This read-only field is reserved and always has the value zero.
10 MTR5	Master trusted for read Determines whether the master is trusted for read accesses. 0 This master is not trusted for read accesses. 1 This master is trusted for read accesses.
9 MTW5	Master trusted for writes Determines whether the master is trusted for write accesses. 0 This master is not trusted for write accesses. 1 This master is trusted for write accesses.
8 MPL5	Master privilege level Specifies how the privilege level of the master is determined. 0 Accesses from this master are forced to user-mode. 1 Accesses from this master are not forced to user-mode.
7 Reserved	This read-only field is reserved and always has the value zero.

*Table continues on the next page...*

**AIPSx\_MPRA field descriptions (continued)**

Field	Description
6 MTR6	Master trusted for read Determines whether the master is trusted for read accesses. 0 This master is not trusted for read accesses. 1 This master is trusted for read accesses.
5 MTW6	Master trusted for writes Determines whether the master is trusted for write accesses. 0 This master is not trusted for write accesses. 1 This master is trusted for write accesses.
4 MPL6	Master privilege level Specifies how the privilege level of the master is determined. 0 Accesses from this master are forced to user-mode. 1 Accesses from this master are not forced to user-mode.
3 Reserved	This read-only field is reserved and always has the value zero.
2 MTR7	Master trusted for read Determines whether the master is trusted for read accesses. 0 This master is not trusted for read accesses. 1 This master is trusted for read accesses.
1 MTW7	Master trusted for writes Determines whether the master is trusted for write accesses. 0 This master is not trusted for write accesses. 1 This master is trusted for write accesses.
0 MPL7	Master privilege level Specifies how the privilege level of the master is determined. 0 Accesses from this master are forced to user-mode. 1 Accesses from this master are not forced to user-mode.

**20.2.2 Peripheral Access Control Register (AIPSx\_PACR<sub>n</sub>)**

Each of the peripherals has a four-bit PACR[0:127] field which defines the access levels supported by the given module. Eight PACR fields are grouped together to form a 32-bit PACR[A:P] register:

- PACRA-P define the access levels for the 128 peripherals

## Memory map/register definition

The peripheral assignments to each PACR register is defined by the memory map slot that the peripherals are assigned. See the device's Memory Map details for the assignments for your particular device.


### NOTE

The reset value of the PACRA-D registers is 0x4444\_4444.

The following table shows the top-level structure of the PACR registers.

Offset	Register	[31:28]	[27:24]	[23:20]	[19:16]	[15:12]	[11:8]	[7:4]	[3:0]
0x20	PACRA	PACR0	PACR1	PACR2	PACR3	PACR4	PACR5	PACR6	PACR7
0x24	PACRB	PACR8	PACR9	PACR10	PACR11	PACR12	PACR13	PACR14	PACR15
0x28	PACRC	PACR16	PACR17	PACR18	PACR19	PACR20	PACR21	PACR22	PACR23
0x2C	PACRD	PACR24	PACR25	PACR26	PACR27	PACR28	PACR29	PACR30	PACR31
0x30	Reserved								
0x34	Reserved								
0x38	Reserved								
0x3C	Reserved								
0x40	PACRE	PACR32	PACR33	PACR34	PACR35	PACR36	PACR37	PACR38	PACR39
0x44	PACRF	PACR40	PACR41	PACR42	PACR43	PACR44	PACR45	PACR46	PACR47
0x48	PACRG	PACR48	PACR49	PACR50	PACR51	PACR52	PACR53	PACR54	PACR55
0x4C	PACRH	PACR56	PACR57	PACR58	PACR59	PACR60	PACR61	PACR62	PACR63
0x50	PACRI	PACR64	PACR65	PACR66	PACR67	PACR68	PACR69	PACR70	PACR71
0x54	PACRJ	PACR72	PACR73	PACR74	PACR75	PACR76	PACR77	PACR78	PACR79
0x58	PACRK	PACR80	PACR81	PACR82	PACR83	PACR84	PACR85	PACR86	PACR87
0x5C	PACRL	PACR88	PACR89	PACR90	PACR91	PACR92	PACR93	PACR94	PACR95
0x60	PACRM	PACR96	PACR97	PACR98	PACR99	PACR100	PACR101	PACR102	PACR103
0x64	PACRN	PACR104	PACR105	PACR106	PACR107	PACR108	PACR109	PACR110	PACR111
0x68	PACRO	PACR112	PACR113	PACR114	PACR115	PACR116	PACR117	PACR118	PACR119
0x6C	PACRP	PACR120	PACR121	PACR122	PACR123	PACR124	PACR125	PACR126	PACR127

Addresses: AIPS0\_PACRA is 4000\_0000h base + 20h offset = 4000\_0020h  
 AIPS0\_PACRB is 4000\_0000h base + 24h offset = 4000\_0024h  
 AIPS0\_PACRC is 4000\_0000h base + 28h offset = 4000\_0028h  
 AIPS0\_PACRD is 4000\_0000h base + 2Ch offset = 4000\_002Ch  
 AIPS1\_PACRA is 4008\_0000h base + 20h offset = 4008\_0020h  
 AIPS1\_PACRB is 4008\_0000h base + 24h offset = 4008\_0024h  
 AIPS1\_PACRC is 4008\_0000h base + 28h offset = 4008\_0028h  
 AIPS1\_PACRD is 4008\_0000h base + 2Ch offset = 4008\_002Ch



**AIPSx\_PACRn field descriptions**

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30 SP0	Supervisor protect  Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.  0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.
29 WP0	Write protect  Determines whether the peripheral allows write accesses. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.  0 This peripheral allows write accesses. 1 This peripheral is write protected.
28 TP0	Trusted protect  Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.  0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.
27 Reserved	This read-only field is reserved and always has the value zero.
26 SP1	Supervisor protect  Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.

Table continues on the next page...

**AIPStx\_PACRn field descriptions (continued)**

Field	Description
	0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.
25 WP1	Write protect  Determines whether the peripheral allows write access. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.  0 This peripheral allows write accesses. 1 This peripheral is write protected.
24 TP1	Trusted protect  Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.  0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.
23 Reserved	This read-only field is reserved and always has the value zero.
22 SP2	Supervisor protect  Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.  0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.
21 WP2	Write protect  Determines whether the peripheral allows write access. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.  0 This peripheral allows write accesses. 1 This peripheral is write protected.
20 TP2	Trusted protect  Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.  0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.
19 Reserved	This read-only field is reserved and always has the value zero.
18 SP3	Supervisor protect  Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for

*Table continues on the next page...*

**AIPSx\_PACRn field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	<p>the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>
17 WP3	<p>Write protect</p> <p>Determines whether the peripheral allows write access. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses. 1 This peripheral is write protected.</p>
16 TP3	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.</p>
15 Reserved	This read-only field is reserved and always has the value zero.
14 SP4	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute, and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>
13 WP4	<p>Write protect</p> <p>Determines whether the peripheral allows write access. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses. 1 This peripheral is write protected.</p>
12 TP4	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.</p>
11 Reserved	This read-only field is reserved and always has the value zero.
10 SP5	Supervisor protect

*Table continues on the next page...*

## AIPStx\_PACRn field descriptions (continued)

Field	Description
	<p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>
9 WP5	<p>Write protect</p> <p>Determines whether the peripheral allows write access. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses. 1 This peripheral is write protected.</p>
8 TP5	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.</p>
7 Reserved	This read-only field is reserved and always has the value zero.
6 SP6	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>
5 WP6	<p>Write protect</p> <p>Determines whether the peripheral allows write access. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses. 1 This peripheral is write protected.</p>
4 TP6	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates .</p> <p>0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.</p>
3 Reserved	This read-only field is reserved and always has the value zero.

*Table continues on the next page...*

**AIPSx\_PACRn field descriptions (continued)**

Field	Description
2 SP7	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates .</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>
1 WP7	<p>Write protect</p> <p>Determines whether the peripheral allows write accesss. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesss. 1 This peripheral is write protected.</p>
0 TP7	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesss from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesss from an untrusted master are allowed. 1 Accesss from an untrusted master are not allowed.</p>

**20.2.3 Peripheral Access Control Register (AIPSx\_PACRn)**

Each of the peripherals has a four-bit PACR[0:127] field which defines the access levels supported by the given module. Eight PACR fields are grouped together to form a 32-bit PACR[A:P] register:

- PACRA-P define the access levels for the 128 peripherals

The peripheral assignments to each PACR register is defined by the memory map slot that the peripherals are assigned. See the device's Memory Map details for the assignments for your particular device.

**NOTE**

The reset value of the PACRE-P depends on your device's configuration.

## Memory map/register definition

Addresses: 4000\_0000h base + 40h offset + (4d × n), where n = 0d to 11d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0				0				0				0				0				0				0				0			
W		SP0	WP0	TP0		SP1	WP1	TP1		SP2	WP2	TP2		SP3	WP3	TP3		SP4	WP4	TP4		SP5	WP5	TP5		SP6	WP6	TP6		SP7	WP7	TP7
Reset	x*	x*	x*	x*	x*	x*	x*																									

\* Notes:

- x = Undefined at reset.

## AIPSx\_PACRn field descriptions

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30 SP0	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>
29 WP0	<p>Write protect</p> <p>Determines whether the peripheral allows write accesses. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses. 1 This peripheral is write protected.</p>
28 TP0	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.</p>
27 Reserved	This read-only field is reserved and always has the value zero.
26 SP1	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>
25 WP1	Write protect

Table continues on the next page...

## AIPSx\_PACRn field descriptions (continued)

Field	Description
	<p>Determines whether the peripheral allows write access. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses. 1 This peripheral is write protected.</p>
24 TP1	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.</p>
23 Reserved	This read-only field is reserved and always has the value zero.
22 SP2	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute, and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>
21 WP2	<p>Write protect</p> <p>Determines whether the peripheral allows write access. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses. 1 This peripheral is write protected.</p>
20 TP2	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.</p>
19 Reserved	This read-only field is reserved and always has the value zero.
18 SP3	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute, and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>

*Table continues on the next page...*

## AIPStx\_PACRn field descriptions (continued)

Field	Description
17 WP3	<p>Write protect</p> <p>Determines whether the peripheral allows write access. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses. 1 This peripheral is write protected.</p>
16 TP3	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.</p>
15 Reserved	This read-only field is reserved and always has the value zero.
14 SP4	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute, and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>
13 WP4	<p>Write protect</p> <p>Determines whether the peripheral allows write access. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses. 1 This peripheral is write protected.</p>
12 TP4	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed.</p>
11 Reserved	This read-only field is reserved and always has the value zero.
10 SP5	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute, and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p>

*Table continues on the next page...*

## AIPStx\_PACRn field descriptions (continued)

Field	Description
	<p>0 This peripheral does not require supervisor privilege level for accesses.</p> <p>1 This peripheral requires supervisor privilege level for accesses.</p>
9 WP5	<p>Write protect</p> <p>Determines whether the peripheral allows write accesses. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses.</p> <p>1 This peripheral is write protected.</p>
8 TP5	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesses from an untrusted master are allowed.</p> <p>1 Accesses from an untrusted master are not allowed.</p>
7 Reserved	This read-only field is reserved and always has the value zero.
6 SP6	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for the master must be set. If not, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral does not require supervisor privilege level for accesses.</p> <p>1 This peripheral requires supervisor privilege level for accesses.</p>
5 WP6	<p>Write protect</p> <p>Determines whether the peripheral allows write accessess. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesses.</p> <p>1 This peripheral is write protected.</p>
4 TP6	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates .</p> <p>0 Accesses from an untrusted master are allowed.</p> <p>1 Accesses from an untrusted master are not allowed.</p>
3 Reserved	This read-only field is reserved and always has the value zero.
2 SP7	<p>Supervisor protect</p> <p>Determines whether the peripheral requires supervisor privilege level for access. When this bit is set, the master privilege level must indicate the supervisor access attribute , and the MPROTn[MPL] control bit for</p>

*Table continues on the next page...*

**AIPSx\_PACRn field descriptions (continued)**

Field	Description
	<p>the master must be set. If not, access terminates with an error response and no peripheral access initiates .</p> <p>0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses.</p>
1 WP7	<p>Write protect</p> <p>Determines whether the peripheral allows write accesss. When this bit is set and a write access is attempted, access terminates with an error response and no peripheral access initiates.</p> <p>0 This peripheral allows write accesss. 1 This peripheral is write protected.</p>
0 TP7	<p>Trusted protect</p> <p>Determines whether the peripheral allows accesss from an untrusted master. When this bit is set and an access is attempted by an untrusted master, the access terminates with an error response and no peripheral access initiates.</p> <p>0 Accesss from an untrusted master are allowed. 1 Accesss from an untrusted master are not allowed.</p>

## 20.3 Functional Description

The peripheral bridge serves as an interface between the crossbar switch and the slave peripheral bus. It functions as a protocol translator.

Accesses which fall within the address space of the peripheral bridge are decoded to provide individual module selects for peripheral devices on the slave bus interface.

### 20.3.1 Access support

Aligned and misaligned 32-bit and 16-bit accesss, as well as byte accesss are supported for 32-bit peripherals. Misaligned accesss are supported to allow memory to be placed on the slave peripheral bus. Peripheral registers must not be misaligned, although no explicit checking is performed by the peripheral bridge. All accesss are performed with a single transfer.

All accesss to the peripheral slots must be sized less than or equal to the designated peripheral slot size. If an access is attempted which is larger (in size) than the targeted port, an error response is generated.

---

# Chapter 21

## Direct memory access multiplexer (DMAMUX)

### 21.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

#### 21.1.1 Overview

The DMA Mux routes up to 63 DMA sources (called slots) to be mapped to any of the 16 DMA channels. This is illustrated in the following figure.




Figure 21-1. DMA MUX block diagram

## 21.1.2 Features

The DMA channel MUX provides these features:

- 52 peripheral slots + 10 always-on slots can be routed to 16 channels.
- 16 independently selectable DMA channel routers.
  - The first 4 channels additionally provide a trigger functionality.
- Each channel router can be assigned to one of the 52 possible peripheral DMA slots or to one of the 10 always-on slots.

## 21.1.3 Modes of operation

The following operating modes are available:

- Disabled mode

In this mode, the DMA channel is disabled. Since disabling and enabling of DMA channels is done primarily via the DMA configuration registers, this mode is used mainly as the reset state for a DMA channel in the DMA channel MUX. It may also be used to temporarily suspend a DMA channel while reconfiguration of the system takes place (e.g. changing the period of a DMA trigger).

- Normal mode

In this mode, a DMA source (such as DSPI transmit or DSPI receive) is routed directly to the specified DMA channel. The operation of the DMA MUX in this mode is completely transparent to the system.

- Periodic trigger mode

In this mode, a DMA source may only request a DMA transfer (such as when a transmit buffer becomes empty or a receive buffer becomes full) periodically. Configuration of the period is done in the registers of the periodic interrupt timer (PIT). This mode is only available for channels 0-3.

## 21.2 External signal description

The DMA MUX has no external pins.

## 21.3 Memory map/register definition

This section provides a detailed description of all memory-mapped registers in the DMA MUX.

The following table shows the memory map for the DMA MUX.

All registers are accessible via 8-bit, 16-bit or 32-bit accesses. However, 16-bit accesses must be aligned to 16-bit boundaries, and 32-bit accesses must be aligned to 32-bit boundaries. As an example, CHCFG0 through CHCFG3 are accessible by a 32-bit read/write to address 'base + 0x00', but performing a 32-bit access to address 'base + 0x01' is illegal.

## DMAMUX memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4002_1000	Channel Configuration Register (DMAMUX0_CHCFG0)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_1001	Channel Configuration Register (DMAMUX0_CHCFG1)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_1002	Channel Configuration Register (DMAMUX0_CHCFG2)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_1003	Channel Configuration Register (DMAMUX0_CHCFG3)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_1004	Channel Configuration Register (DMAMUX0_CHCFG4)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_1005	Channel Configuration Register (DMAMUX0_CHCFG5)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_1006	Channel Configuration Register (DMAMUX0_CHCFG6)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_1007	Channel Configuration Register (DMAMUX0_CHCFG7)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_1008	Channel Configuration Register (DMAMUX0_CHCFG8)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_1009	Channel Configuration Register (DMAMUX0_CHCFG9)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_100A	Channel Configuration Register (DMAMUX0_CHCFG10)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_100B	Channel Configuration Register (DMAMUX0_CHCFG11)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_100C	Channel Configuration Register (DMAMUX0_CHCFG12)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_100D	Channel Configuration Register (DMAMUX0_CHCFG13)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_100E	Channel Configuration Register (DMAMUX0_CHCFG14)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_100F	Channel Configuration Register (DMAMUX0_CHCFG15)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_2000	Channel Configuration Register (DMAMUX1_CHCFG0)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_2001	Channel Configuration Register (DMAMUX1_CHCFG1)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_2002	Channel Configuration Register (DMAMUX1_CHCFG2)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_2003	Channel Configuration Register (DMAMUX1_CHCFG3)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_2004	Channel Configuration Register (DMAMUX1_CHCFG4)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_2005	Channel Configuration Register (DMAMUX1_CHCFG5)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_2006	Channel Configuration Register (DMAMUX1_CHCFG6)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_2007	Channel Configuration Register (DMAMUX1_CHCFG7)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_2008	Channel Configuration Register (DMAMUX1_CHCFG8)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_2009	Channel Configuration Register (DMAMUX1_CHCFG9)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_200A	Channel Configuration Register (DMAMUX1_CHCFG10)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_200B	Channel Configuration Register (DMAMUX1_CHCFG11)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_200C	Channel Configuration Register (DMAMUX1_CHCFG12)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_200D	Channel Configuration Register (DMAMUX1_CHCFG13)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_200E	Channel Configuration Register (DMAMUX1_CHCFG14)	8	R/W	00h	<a href="#">21.3.1/489</a>
4002_200F	Channel Configuration Register (DMAMUX1_CHCFG15)	8	R/W	00h	<a href="#">21.3.1/489</a>

### 21.3.1 Channel Configuration Register (DMAMUXx\_CHCFGn)

Each of the DMA channels can be independently enabled/disabled and associated with one of the DMA slots (peripheral slots or always-on slots) in the system.

#### NOTE

Setting multiple CHCFG registers with the same Source value will result in unpredictable behavior.

#### NOTE

Before changing the trigger or source settings a DMA channel must be disabled via the CHCFGn[ENBL] bit.

Addresses: 4002\_1000h base + 0h offset + (1d × n), where n = 0d to 15d

Bit	7	6	5	4	3	2	1	0
Read	ENBL	TRIG	SOURCE					
Write								
Reset	0	0	0	0	0	0	0	0

#### DMAMUXx\_CHCFGn field descriptions

Field	Description
7 ENBL	<p>DMA Channel Enable</p> <p>Enables the DMA channel</p> <p>0 DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel.</p> <p>1 DMA channel is enabled</p>
6 TRIG	<p>DMA Channel Trigger Enable</p> <p>Enables the periodic trigger capability for the triggered DMA channel</p> <p>0 Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)</p> <p>1 Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode.</p>
5-0 SOURCE	<p>DMA Channel Source (slot)</p> <p>Specifies which DMA source, if any, is routed to a particular DMA channel. Please check your device's Chip Configuration details for further details about the peripherals and their slot numbers.</p>

## 21.4 Functional description

This section provides the functional description of the DMA MUX.

The primary purpose of the DMA MUX is to provide flexibility in the system's use of the available DMA channels. As such, configuration of the DMA MUX is intended to be a static procedure done during execution of the system boot code. However, if the procedure outlined in [Enabling and configuring sources](#) is followed, the configuration of the DMA MUX may be changed during the normal operation of the system.


Functionally, the DMA MUX channels may be divided into two classes: Channels, which implement the normal routing functionality plus periodic triggering capability, and channels, which implement only the normal routing functionality.

### **21.4.1 DMA channels with periodic triggering capability**

Besides the normal routing functionality, the first four channels of the DMA MUX provide a special periodic triggering capability that can be used to provide an automatic mechanism to transmit bytes, frames or packets at fixed intervals without the need for processor intervention. The trigger is generated by the periodic interrupt timer (PIT); as such, the configuration of the periodic triggering interval is done via configuration registers in the PIT. Please refer to Periodic Interrupt Timer chapter for more information on this topic.


#### **Note**

Because of the dynamic nature of the system (i.e. DMA channel priorities, bus arbitration, interrupt service routine lengths, etc.), the number of clock cycles between a trigger and the actual DMA transfer cannot be guaranteed.



**Figure 21-53. DMA MUX triggered channels**


The DMA channel triggering capability allows the system to "schedule" regular DMA transfers, usually on the transmit side of certain peripherals, without the intervention of the processor. This trigger works by gating the request from the peripheral to the DMA until a trigger event has been seen. This is illustrated in the following figure.



**Figure 21-54. DMA MUX channel triggering: normal operation**

Once the DMA request has been serviced, the peripheral will negate its request, effectively resetting the gating mechanism until the peripheral re-asserts its request AND the next trigger event is seen. This means that if a trigger is seen, but the peripheral is not requesting a transfer, that triggered will be ignored. This situation is illustrated in the following figure.

## Functional description



**Figure 21-55. DMA MUX channel triggering: ignored trigger**

This triggering capability may be used with any peripheral that supports DMA transfers, and is most useful for two types of situations:

- Periodically polling external devices on a particular bus. As an example, the transmit side of an SPI is assigned to a DMA channel with a trigger, as described above. Once setup, the SPI will request DMA transfers (presumably from memory) as long as its transmit buffer is empty. By using a trigger on this channel, the SPI transfers can be automatically performed every 5 $\mu$ s (as an example). On the receive side of the SPI, the SPI and DMA can be configured to transfer receive data into memory, effectively implementing a method to periodically read data from external devices and transfer the results into memory without processor intervention.
- Using the GPIO ports to drive or sample waveforms. By configuring the DMA to transfer data to one or more GPIO ports, it is possible to create complex waveforms using tabular data stored in on-chip memory. Conversely, using the DMA to periodically transfer data from one or more GPIO ports, it is possible to sample complex waveforms and store the results in tabular form in on-chip memory.

A more detailed description of the capability of each trigger (which includes resolution, range of values, etc.) may be found in the Periodic Interrupt Timer chapter.

### 21.4.2 DMA channels with no triggering capability

The other channels of the DMA MUX provide the normal routing functionality as described in [Modes of operation](#).

### 21.4.3 "Always enabled" DMA sources

In addition to the peripherals that can be used as DMA sources, there are 10 additional DMA sources that are "always enabled". Unlike the peripheral DMA sources, where the peripheral controls the flow of data during DMA transfers, the "always enabled" sources provide no such "throttling" of the data transfers. These sources are most useful in the following cases:

- Doing DMA transfers to/from GPIO—Moving data from/to one or more GPIO pins, either un-throttled (that is as fast as possible), or periodically (using the DMA triggering capability).
- Doing DMA transfers from memory to memory—Moving data from memory to memory, typically as fast as possible, sometimes with software activation.
- Doing DMA transfers from memory to the external bus (or vice-versa)—Similar to memory to memory transfers, this is typically done as quickly as possible.
- Any DMA transfer that requires software activation—Any DMA transfer that should be explicitly started by software.

In cases where software should initiate the start of a DMA transfer, an "always enabled" DMA source can be used to provide maximum flexibility. When activating a DMA channel via software, subsequent executions of the minor loop require a new "start" event be sent. This can either be a new software activation, or a transfer request from the DMA channel MUX. The options for doing this are:

- Transfer all data in a single minor loop. By configuring the DMA to transfer all of the data in a single minor loop (that is major loop counter = 1), no re-activation of the channel is necessary. The disadvantage to this option is the reduced granularity in determining the load that the DMA transfer will incur on the system. For this option, the DMA channel should be disabled in the DMA channel MUX.
- Use explicit software re-activation. In this option, the DMA is configured to transfer the data using both minor and major loops, but the processor is required to re-activate the channel (by writing to the DMA registers) *after every minor loop*. For this option, the DMA channel should be disabled in the DMA channel MUX.
- Use a "always enabled" DMA source. In this option, the DMA is configured to transfer the data using both minor and major loops, and the DMA channel MUX does the channel re-activation. For this option, the DMA channel should be enabled and pointing to an "always enabled" source. Note that the re-activation of the channel can be continuous (DMA triggering is disabled) or can use the DMA triggering capability. In this manner, it is possible to execute periodic transfers of packets of data from one source to another, without processor intervention.

## 21.5 Initialization/application information

This section provides instructions for initializing the DMA channel MUX.

## 21.5.1 Reset

The reset state of each individual bit is shown in [Memory map/register definition](#). In summary, after reset, all channels are disabled and must be explicitly enabled before use.

## 21.5.2 Enabling and configuring sources

Enabling a source with periodic triggering

1. Determine with which DMA channel the source will be associated. Note that only the first 4 DMA channels have periodic triggering capability
2. Clear the CHCFG[ENBL] and CHCFG[TRIG] bits of the DMA channel
3. Ensure that the DMA channel is properly configured in the DMA. The DMA channel may be enabled at this point
4. Configure the corresponding timer
5. Select the source to be routed to the DMA channel. Write to the corresponding CHCFG register, ensuring that the CHCFG[ENBL] and CHCFG[TRIG] bits are set

Configure source #5 transmit for use with DMA channel 2, with periodic triggering capability

1. Write 0x00 to CHCFG2 (base address + 0x02)
2. Configure channel 2 in the DMA, including enabling the channel
3. Configure a timer for the desired trigger interval
4. Write 0xC5 to CHCFG2 (base address + 0x02)

The following code example illustrates steps #1 and #4 above:

```
In File registers.h:
#define DMAMUX_BASE_ADDR      0xFC084000/* Example only ! */
/* Following example assumes char is 8-bits */
volatile unsigned char *CHCONFIG0 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0000);
volatile unsigned char *CHCONFIG1 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0001);
volatile unsigned char *CHCONFIG2 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0002);
volatile unsigned char *CHCONFIG3 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0003);
volatile unsigned char *CHCONFIG4 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0004);
volatile unsigned char *CHCONFIG5 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0005);
volatile unsigned char *CHCONFIG6 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0006);
volatile unsigned char *CHCONFIG7 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0007);
volatile unsigned char *CHCONFIG8 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0008);
volatile unsigned char *CHCONFIG9 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0009);
volatile unsigned char *CHCONFIG10= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000A);
volatile unsigned char *CHCONFIG11= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000B);
volatile unsigned char *CHCONFIG12= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000C);
volatile unsigned char *CHCONFIG13= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000D);
volatile unsigned char *CHCONFIG14= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000E);
volatile unsigned char *CHCONFIG15= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000F);
```

```
In File main.c:
#include "registers.h"
:
```

```

:
*CHCONFIG2 = 0x00;
*CHCONFIG2 = 0xC5;

```

### Enabling a source without periodic triggering

1. Determine with which DMA channel the source will be associated. Note that only the first 4 DMA channels have periodic triggering capability
2. Clear the CHCFG[ENBL] and CHCFG[TRIG] bits of the DMA channel
3. Ensure that the DMA channel is properly configured in the DMA. The DMA channel may be enabled at this point
4. Select the source to be routed to the DMA channel. Write to the corresponding CHCFG register, ensuring that the CHCFG[ENBL] is set while the CHCFG[TRIG] bit is cleared

Configure source #5 Transmit for use with DMA channel 2, with no periodic triggering capability.

1. Write 0x00 to CHCFG2 (base address + 0x02)
2. Configure channel 2 in the DMA, including enabling the channel
3. Write 0x85 to CHCFG2 (base address + 0x02)

The following code example illustrates steps #1 and #3 above:

```

In File registers.h:
#define DMAMUX_BASE_ADDR      0xFC084000/* Example only ! */
/* Following example assumes char is 8-bits */
volatile unsigned char *CHCONFIG0 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0000);
volatile unsigned char *CHCONFIG1 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0001);
volatile unsigned char *CHCONFIG2 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0002);
volatile unsigned char *CHCONFIG3 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0003);
volatile unsigned char *CHCONFIG4 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0004);
volatile unsigned char *CHCONFIG5 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0005);
volatile unsigned char *CHCONFIG6 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0006);
volatile unsigned char *CHCONFIG7 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0007);
volatile unsigned char *CHCONFIG8 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0008);
volatile unsigned char *CHCONFIG9 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0009);
volatile unsigned char *CHCONFIG10= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000A);
volatile unsigned char *CHCONFIG11= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000B);
volatile unsigned char *CHCONFIG12= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000C);
volatile unsigned char *CHCONFIG13= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000D);
volatile unsigned char *CHCONFIG14= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000E);
volatile unsigned char *CHCONFIG15= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000F);

```

```

In File main.c:
#include "registers.h"
:
:
*CHCONFIG2 = 0x00;
*CHCONFIG2 = 0x85;

```

### Disabling a source

A particular DMA source may be disabled by not writing the corresponding source value into any of the CHCFG registers. Additionally, some module specific configuration may be necessary. Please refer to the appropriate section for more details.

### Switching the source of a DMA channel

1. Disable the DMA channel in the DMA and re-configure the channel for the new source
2. Clear the CHCFG[ENBL] and CHCFG[TRIG] bits of the DMA channel
3. Select the source to be routed to the DMA channel. Write to the corresponding CHCFG register, ensuring that the CHCFG[ENBL] and CHCFG[TRIG] bits are set

Switch DMA channel 8 from source #5 transmit to source #7 transmit

1. In the DMA configuration registers, disable DMA channel 8 and re-configure it to handle the transfers to peripheral slot 7. This example assumes channel 8 doesn't have triggering capability
2. Write 0x00 to CHCFG8 (base address + 0x08)
3. Write 0x87 to CHCFG8 (base address + 0x08). (In this example, setting the CHCFG[TRIG] bit would have no effect, due to the assumption that channels 8 does not support the periodic triggering functionality).

The following code example illustrates steps #2 and #3 above:

```
In File registers.h:
#define DMAMUX_BASE_ADDR      0xFC084000/* Example only ! */
/* Following example assumes char is 8-bits */
volatile unsigned char *CHCONFIG0 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0000);
volatile unsigned char *CHCONFIG1 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0001);
volatile unsigned char *CHCONFIG2 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0002);
volatile unsigned char *CHCONFIG3 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0003);
volatile unsigned char *CHCONFIG4 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0004);
volatile unsigned char *CHCONFIG5 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0005);
volatile unsigned char *CHCONFIG6 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0006);
volatile unsigned char *CHCONFIG7 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0007);
volatile unsigned char *CHCONFIG8 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0008);
volatile unsigned char *CHCONFIG9 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0009);
volatile unsigned char *CHCONFIG10= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000A);
volatile unsigned char *CHCONFIG11= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000B);
volatile unsigned char *CHCONFIG12= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000C);
volatile unsigned char *CHCONFIG13= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000D);
volatile unsigned char *CHCONFIG14= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000E);
volatile unsigned char *CHCONFIG15= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000F);
```

```
In File main.c:
#include "registers.h"
:
:
*CHCONFIG8 = 0x00;
*CHCONFIG8 = 0x87;
```

# Chapter 22

## Direct Memory Access Controller (eDMA)

### 22.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data transfers with minimal intervention from a host processor. The hardware microarchitecture includes:

- A DMA engine that performs:
  - Source- and destination-address calculations
  - Data-movement operations
- Local memory containing transfer control descriptors for each of the 32 channels

#### 22.1.1 Block diagram

This diagram illustrates the eDMA module.




Figure 22-1. eDMA block diagram

### 22.1.2 Block parts

The eDMA module is partitioned into two major modules: the eDMA engine and the transfer-control descriptor local memory.

The eDMA engine is further partitioned into four submodules:

Table 22-1. eDMA engine submodules

Submodule	Function
Address path	<p>This block implements registered versions of two channel transfer control descriptors, channel x and channel y, and manages all master bus-address calculations. All the channels provide the same functionality. This structure allows data transfers associated with one channel to be preempted after the completion of a read/write sequence if a higher priority channel activation is asserted while the first channel is active. After a channel is activated, it runs until the minor loop is completed, unless preempted by a higher priority channel. This provides a mechanism (enabled by DCHPRIn[ECP]) where a large data move operation can be preempted to minimize the time another channel is blocked from execution.</p> <p>When any channel is selected to execute, the contents of its TCD are read from local memory and loaded into the address path channel x registers for a normal start and into channel y registers for a preemption start. After the minor loop completes execution, the address path hardware writes the new values for the TCDn_{SADDR, DADDR, CITER} back to local memory. If the major iteration count is exhausted, additional processing is performed, including the final address pointer updates, reloading the TCDn_CITER field, and a possible fetch of the next TCDn from memory as part of a scatter/gather operation.</p>
Data path	<p>This block implements the bus master read/write datapath. It includes 16 bytes of register storage and the necessary multiplex logic to support any required data alignment. The internal read data bus is the primary input, and the internal write data bus is the primary output.</p> <p>The address and data path modules directly support the 2-stage pipelined internal bus. The address path module represents the 1st stage of the bus pipeline (address phase), while the data path module implements the 2nd stage of the pipeline (data phase).</p>
Program model/channel arbitration	<p>This block implements the first section of the eDMA programming model as well as the channel arbitration logic. The programming model registers are connected to the internal peripheral bus. The eDMA peripheral request inputs and interrupt request outputs are also connected to this block (via control logic).</p>
Control	<p>This block provides all the control functions for the eDMA engine. For data transfers where the source and destination sizes are equal, the eDMA engine performs a series of source read/destination write operations until the number of bytes specified in the minor loop byte count has moved. For descriptors where the sizes are not equal, multiple accesses of the smaller size data are required for each reference of the larger size. As an example, if the source size references 16-bit data and the destination is 32-bit data, two reads are performed, then one 32-bit write.</p>

The transfer-control descriptor local memory is further partitioned into:

**Table 22-2. Transfer control descriptor memory**

Submodule	Description
Memory controller	This logic implements the required dual-ported controller, managing accesses from the eDMA engine as well as references from the internal peripheral bus. As noted earlier, in the event of simultaneous accesses, the eDMA engine is given priority and the peripheral transaction is stalled.
Memory array	TCD storage is implemented using a single-port, synchronous RAM array.

### 22.1.3 Features

The eDMA is a highly-programmable data-transfer engine optimized to minimize the required intervention from the host processor. It is intended for use in applications where the data size to be transferred is statically known and not defined within the data packet itself. The eDMA module features:

- All data movement via dual-address transfers: read from source, write to destination
  - Programmable source and destination addresses and transfer size
  - Support for enhanced addressing modes
- 32-channel implementation that performs complex data transfers with minimal intervention from a host processor
  - Internal data buffer, used as temporary storage to support 16-byte burst transfers
  - Connections to the crossbar switch for bus mastering the data movement
- Transfer control descriptor (TCD) organized to support two-deep, nested transfer operations
  - 32-byte TCD stored in local memory for each channel
  - An inner data transfer loop defined by a minor byte transfer count
  - An outer data transfer loop defined by a major iteration count
- Channel activation via one of three methods:
  - Explicit software initiation
  - Initiation via a channel-to-channel linking mechanism for continuous transfers
  - Peripheral-paced hardware requests, one per channel
- Fixed-priority and round-robin channel arbitration

- Channel completion reported via optional interrupt requests
  - One interrupt per channel, optionally asserted at completion of major iteration count
  - Optional error terminations per channel and logically summed together to form one error interrupt to the interrupt controller
- Optional support for scatter/gather DMA processing
- Support for complex data structures
- Support to cancel transfers via software

In the discussion of this module,  $n$  is used to reference the channel number.

## 22.2 Modes of operation

The eDMA operates in the following modes:

**Table 22-3. Modes of operation**

Mode	Description
Normal	<p>In Normal mode, the eDMA transfers data between a source and a destination. The source and destination can be a memory block or an I/O block capable of operation with the eDMA.</p> <p>A service request initiates a transfer of a specific number of bytes (NBYTES) as specified in the transfer control descriptor (TCD). The minor loop is the sequence of read-write operations that transfers these NBYTES per service request. Each service request executes one iteration of the major loop, which transfers NBYTES of data.</p>
Debug	<p>DMA operation is configurable in Debug mode via the control register:</p> <ul style="list-style-type: none"> <li>• If CR[EDBG] is cleared, the DMA continues to operate.</li> <li>• If CR[EDBG] is set, the eDMA stops transferring data.</li> </ul> <p>If Debug mode is entered while a channel is active, the eDMA continues operation until the channel retires.</p>
Wait	<p>Before entering Wait mode, the DMA attempts to complete its current transfer. After the transfer completes, the device enters Wait mode.</p>

## 22.3 Memory map/register definition

The eDMA's programming model is partitioned into two regions:

## Memory map/register definition

- The first region defines a number of registers providing control functions
- The second region corresponds to the local transfer control descriptor memory

Each channel requires a 32-byte transfer control descriptor for defining the desired data movement operation. The channel descriptors are stored in the local memory in sequential order: channel 0, channel 1,... channel 31. Each TCD<sub>n</sub> definition is presented as 11 registers of 16 or 32 bits.

Reading reserved bits in a register returns the value of zero. Writes to reserved bits in a register are ignored. Reading or writing a reserved memory location generates a bus error.

### DMA memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_8000	Control Register (DMA_CR)	32	R/W	0000_0000h	<a href="#">22.3.1/529</a>
4000_8004	Error Status Register (DMA_ES)	32	R	0000_0000h	<a href="#">22.3.2/531</a>
4000_800C	Enable Request Register (DMA_ERQ)	32	R/W	0000_0000h	<a href="#">22.3.3/534</a>
4000_8014	Enable Error Interrupt Register (DMA_EEI)	32	R/W	0000_0000h	<a href="#">22.3.4/537</a>
4000_8018	Clear Enable Error Interrupt Register (DMA_CEEI)	8	W (always reads zero)	00h	<a href="#">22.3.5/541</a>
4000_8019	Set Enable Error Interrupt Register (DMA_SEEI)	8	W (always reads zero)	00h	<a href="#">22.3.6/542</a>
4000_801A	Clear Enable Request Register (DMA_CERQ)	8	W (always reads zero)	00h	<a href="#">22.3.7/543</a>
4000_801B	Set Enable Request Register (DMA_SERQ)	8	W (always reads zero)	00h	<a href="#">22.3.8/544</a>
4000_801C	Clear DONE Status Bit Register (DMA_CDNE)	8	W (always reads zero)	00h	<a href="#">22.3.9/545</a>

*Table continues on the next page...*

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_801D	Set START Bit Register (DMA_SSRT)	8	W (always reads zero)	00h	<a href="#">22.3.10/546</a>
4000_801E	Clear Error Register (DMA_CERR)	8	W (always reads zero)	00h	<a href="#">22.3.11/547</a>
4000_801F	Clear Interrupt Request Register (DMA_CINT)	8	W (always reads zero)	00h	<a href="#">22.3.12/548</a>
4000_8024	Interrupt Request Register (DMA_INT)	32	R/W	0000_0000h	<a href="#">22.3.13/548</a>
4000_802C	Error Register (DMA_ERR)	32	R/W	0000_0000h	<a href="#">22.3.14/552</a>
4000_8034	Hardware Request Status Register (DMA_HRS)	32	R/W	0000_0000h	<a href="#">22.3.15/556</a>
4000_8100	Channel n Priority Register (DMA_DCHPRI3)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_8101	Channel n Priority Register (DMA_DCHPRI2)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_8102	Channel n Priority Register (DMA_DCHPRI1)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_8103	Channel n Priority Register (DMA_DCHPRI0)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_8104	Channel n Priority Register (DMA_DCHPRI7)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_8105	Channel n Priority Register (DMA_DCHPRI6)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_8106	Channel n Priority Register (DMA_DCHPRI5)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_8107	Channel n Priority Register (DMA_DCHPRI4)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_8108	Channel n Priority Register (DMA_DCHPRI11)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_8109	Channel n Priority Register (DMA_DCHPRI10)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_810A	Channel n Priority Register (DMA_DCHPRI9)	8	R/W	Undefined	<a href="#">22.3.16/560</a>
4000_810B	Channel n Priority Register (DMA_DCHPRI8)	8	R/W	Undefined	<a href="#">22.3.16/560</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_810C	Channel n Priority Register (DMA_DCHPRI15)	8	R/W	Undefined	22.3.16/ 560
4000_810D	Channel n Priority Register (DMA_DCHPRI14)	8	R/W	Undefined	22.3.16/ 560
4000_810E	Channel n Priority Register (DMA_DCHPRI13)	8	R/W	Undefined	22.3.16/ 560
4000_810F	Channel n Priority Register (DMA_DCHPRI12)	8	R/W	Undefined	22.3.16/ 560
4000_8110	Channel n Priority Register (DMA_DCHPRI19)	8	R/W	Undefined	22.3.16/ 560
4000_8111	Channel n Priority Register (DMA_DCHPRI18)	8	R/W	Undefined	22.3.16/ 560
4000_8112	Channel n Priority Register (DMA_DCHPRI17)	8	R/W	Undefined	22.3.16/ 560
4000_8113	Channel n Priority Register (DMA_DCHPRI16)	8	R/W	Undefined	22.3.16/ 560
4000_8114	Channel n Priority Register (DMA_DCHPRI23)	8	R/W	Undefined	22.3.16/ 560
4000_8115	Channel n Priority Register (DMA_DCHPRI22)	8	R/W	Undefined	22.3.16/ 560
4000_8116	Channel n Priority Register (DMA_DCHPRI21)	8	R/W	Undefined	22.3.16/ 560
4000_8117	Channel n Priority Register (DMA_DCHPRI20)	8	R/W	Undefined	22.3.16/ 560
4000_8118	Channel n Priority Register (DMA_DCHPRI27)	8	R/W	Undefined	22.3.16/ 560
4000_8119	Channel n Priority Register (DMA_DCHPRI26)	8	R/W	Undefined	22.3.16/ 560
4000_811A	Channel n Priority Register (DMA_DCHPRI25)	8	R/W	Undefined	22.3.16/ 560
4000_811B	Channel n Priority Register (DMA_DCHPRI24)	8	R/W	Undefined	22.3.16/ 560
4000_811C	Channel n Priority Register (DMA_DCHPRI31)	8	R/W	Undefined	22.3.16/ 560
4000_811D	Channel n Priority Register (DMA_DCHPRI30)	8	R/W	Undefined	22.3.16/ 560
4000_811E	Channel n Priority Register (DMA_DCHPRI29)	8	R/W	Undefined	22.3.16/ 560
4000_811F	Channel n Priority Register (DMA_DCHPRI28)	8	R/W	Undefined	22.3.16/ 560

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_9000	TCD Source Address (DMA_TCD0_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9004	TCD Signed Source Address Offset (DMA_TCD0_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9006	TCD Transfer Attributes (DMA_TCD0_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9008	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD0_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9008	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD0_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_9008	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD0_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_900C	TCD Last Source Address Adjustment (DMA_TCD0_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9010	TCD Destination Address (DMA_TCD0_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9014	TCD Signed Destination Address Offset (DMA_TCD0_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9016	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD0_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9016	DMA_TCD0_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9018	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD0_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_901C	TCD Control and Status (DMA_TCD0_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_901E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD0_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_901E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD0_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_9020	TCD Source Address (DMA_TCD1_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9024	TCD Signed Source Address Offset (DMA_TCD1_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9026	TCD Transfer Attributes (DMA_TCD1_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9028	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD1_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9028	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD1_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_9028	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD1_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_902C	TCD Last Source Address Adjustment (DMA_TCD1_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9030	TCD Destination Address (DMA_TCD1_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9034	TCD Signed Destination Address Offset (DMA_TCD1_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9036	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD1_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9036	DMA_TCD1_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9038	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD1_DLASTGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_903C	TCD Control and Status (DMA_TCD1_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_903E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD1_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_903E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD1_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_9040	TCD Source Address (DMA_TCD2_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9044	TCD Signed Source Address Offset (DMA_TCD2_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9046	TCD Transfer Attributes (DMA_TCD2_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9048	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD2_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9048	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD2_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_9048	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD2_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_904C	TCD Last Source Address Adjustment (DMA_TCD2_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9050	TCD Destination Address (DMA_TCD2_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9054	TCD Signed Destination Address Offset (DMA_TCD2_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9056	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD2_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_9056	DMA_TCD2_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9058	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD2_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_905C	TCD Control and Status (DMA_TCD2_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_905E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD2_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_905E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD2_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_9060	TCD Source Address (DMA_TCD3_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9064	TCD Signed Source Address Offset (DMA_TCD3_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9066	TCD Transfer Attributes (DMA_TCD3_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9068	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD3_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9068	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD3_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_9068	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD3_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_906C	TCD Last Source Address Adjustment (DMA_TCD3_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9070	TCD Destination Address (DMA_TCD3_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9074	TCD Signed Destination Address Offset (DMA_TCD3_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9076	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD3_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9076	DMA_TCD3_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9078	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD3_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_907C	TCD Control and Status (DMA_TCD3_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_907E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD3_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_907E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD3_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_9080	TCD Source Address (DMA_TCD4_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_9084	TCD Signed Source Address Offset (DMA_TCD4_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_9086	TCD Transfer Attributes (DMA_TCD4_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_9088	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD4_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_9088	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD4_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_9088	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD4_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_908C	TCD Last Source Address Adjustment (DMA_TCD4_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_9090	TCD Destination Address (DMA_TCD4_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_9094	TCD Signed Destination Address Offset (DMA_TCD4_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_9096	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD4_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_9096	DMA_TCD4_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_9098	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD4_DLASTSGA)	32	R/W	Undefined	22.3.28/ 569
4000_909C	TCD Control and Status (DMA_TCD4_CSR)	16	R/W	Undefined	22.3.29/ 569
4000_909E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD4_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_909E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD4_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_90A0	TCD Source Address (DMA_TCD5_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_90A4	TCD Signed Source Address Offset (DMA_TCD5_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_90A6	TCD Transfer Attributes (DMA_TCD5_ATTR)	16	R/W	Undefined	22.3.19/ 562

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_90A8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD5_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_90A8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD5_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_90A8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD5_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_90AC	TCD Last Source Address Adjustment (DMA_TCD5_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_90B0	TCD Destination Address (DMA_TCD5_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_90B4	TCD Signed Destination Address Offset (DMA_TCD5_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_90B6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD5_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_90B6	DMA_TCD5_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_90B8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD5_DLASTGA)	32	R/W	Undefined	22.3.28/ 569
4000_90BC	TCD Control and Status (DMA_TCD5_CSR)	16	R/W	Undefined	22.3.29/ 569
4000_90BE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD5_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_90BE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD5_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_90C0	TCD Source Address (DMA_TCD6_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_90C4	TCD Signed Source Address Offset (DMA_TCD6_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_90C6	TCD Transfer Attributes (DMA_TCD6_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_90C8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD6_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_90C8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD6_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_90C8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD6_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_90CC	TCD Last Source Address Adjustment (DMA_TCD6_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_90D0	TCD Destination Address (DMA_TCD6_DADDR)	32	R/W	Undefined	22.3.24/ 566

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_90D4	TCD Signed Destination Address Offset (DMA_TCD6_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_90D6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD6_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_90D6	DMA_TCD6_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_90D8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD6_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_90DC	TCD Control and Status (DMA_TCD6_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_90DE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD6_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_90DE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD6_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_90E0	TCD Source Address (DMA_TCD7_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_90E4	TCD Signed Source Address Offset (DMA_TCD7_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_90E6	TCD Transfer Attributes (DMA_TCD7_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_90E8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD7_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_90E8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD7_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_90E8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD7_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_90EC	TCD Last Source Address Adjustment (DMA_TCD7_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_90F0	TCD Destination Address (DMA_TCD7_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_90F4	TCD Signed Destination Address Offset (DMA_TCD7_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_90F6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD7_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_90F6	DMA_TCD7_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_90F8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD7_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_90FC	TCD Control and Status (DMA_TCD7_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_90FE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD7_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_90FE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD7_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_9100	TCD Source Address (DMA_TCD8_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_9104	TCD Signed Source Address Offset (DMA_TCD8_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_9106	TCD Transfer Attributes (DMA_TCD8_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_9108	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD8_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_9108	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD8_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_9108	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD8_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_910C	TCD Last Source Address Adjustment (DMA_TCD8_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_9110	TCD Destination Address (DMA_TCD8_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_9114	TCD Signed Destination Address Offset (DMA_TCD8_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_9116	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD8_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_9116	DMA_TCD8_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_9118	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD8_DLASTSGA)	32	R/W	Undefined	22.3.28/ 569
4000_911C	TCD Control and Status (DMA_TCD8_CSR)	16	R/W	Undefined	22.3.29/ 569
4000_911E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD8_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_911E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD8_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_9120	TCD Source Address (DMA_TCD9_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_9124	TCD Signed Source Address Offset (DMA_TCD9_SOFF)	16	R/W	Undefined	22.3.18/ 561

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_9126	TCD Transfer Attributes (DMA_TCD9_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_9128	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD9_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_9128	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD9_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_9128	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD9_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_912C	TCD Last Source Address Adjustment (DMA_TCD9_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_9130	TCD Destination Address (DMA_TCD9_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_9134	TCD Signed Destination Address Offset (DMA_TCD9_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_9136	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD9_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_9136	DMA_TCD9_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_9138	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD9_DLASTSGA)	32	R/W	Undefined	22.3.28/ 569
4000_913C	TCD Control and Status (DMA_TCD9_CSR)	16	R/W	Undefined	22.3.29/ 569
4000_913E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD9_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_913E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD9_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_9140	TCD Source Address (DMA_TCD10_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_9144	TCD Signed Source Address Offset (DMA_TCD10_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_9146	TCD Transfer Attributes (DMA_TCD10_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_9148	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD10_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_9148	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD10_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_9148	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD10_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_914C	TCD Last Source Address Adjustment (DMA_TCD10_SLAST)	32	R/W	Undefined	22.3.23/ 565

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_9150	TCD Destination Address (DMA_TCD10_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9154	TCD Signed Destination Address Offset (DMA_TCD10_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9156	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD10_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9156	DMA_TCD10_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9158	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD10_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_915C	TCD Control and Status (DMA_TCD10_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_915E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD10_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_915E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD10_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_9160	TCD Source Address (DMA_TCD11_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9164	TCD Signed Source Address Offset (DMA_TCD11_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9166	TCD Transfer Attributes (DMA_TCD11_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9168	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD11_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9168	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD11_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_9168	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD11_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_916C	TCD Last Source Address Adjustment (DMA_TCD11_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9170	TCD Destination Address (DMA_TCD11_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9174	TCD Signed Destination Address Offset (DMA_TCD11_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9176	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD11_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9176	DMA_TCD11_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9178	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD11_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_917C	TCD Control and Status (DMA_TCD11_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_917E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD11_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_917E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD11_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_9180	TCD Source Address (DMA_TCD12_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9184	TCD Signed Source Address Offset (DMA_TCD12_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9186	TCD Transfer Attributes (DMA_TCD12_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9188	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD12_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9188	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD12_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_9188	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD12_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_918C	TCD Last Source Address Adjustment (DMA_TCD12_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9190	TCD Destination Address (DMA_TCD12_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9194	TCD Signed Destination Address Offset (DMA_TCD12_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9196	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD12_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9196	DMA_TCD12_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9198	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD12_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_919C	TCD Control and Status (DMA_TCD12_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_919E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD12_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_919E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD12_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_91A0	TCD Source Address (DMA_TCD13_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_91A4	TCD Signed Source Address Offset (DMA_TCD13_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_91A6	TCD Transfer Attributes (DMA_TCD13_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_91A8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD13_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_91A8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD13_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_91A8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD13_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_91AC	TCD Last Source Address Adjustment (DMA_TCD13_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_91B0	TCD Destination Address (DMA_TCD13_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_91B4	TCD Signed Destination Address Offset (DMA_TCD13_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_91B6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD13_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_91B6	DMA_TCD13_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_91B8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD13_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_91BC	TCD Control and Status (DMA_TCD13_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_91BE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD13_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_91BE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD13_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_91C0	TCD Source Address (DMA_TCD14_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_91C4	TCD Signed Source Address Offset (DMA_TCD14_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_91C6	TCD Transfer Attributes (DMA_TCD14_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_91C8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD14_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_91C8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD14_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_91C8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD14_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_91CC	TCD Last Source Address Adjustment (DMA_TCD14_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_91D0	TCD Destination Address (DMA_TCD14_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_91D4	TCD Signed Destination Address Offset (DMA_TCD14_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_91D6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD14_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_91D6	DMA_TCD14_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_91D8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD14_DLASTSGA)	32	R/W	Undefined	22.3.28/ 569
4000_91DC	TCD Control and Status (DMA_TCD14_CSR)	16	R/W	Undefined	22.3.29/ 569
4000_91DE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD14_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_91DE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD14_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_91E0	TCD Source Address (DMA_TCD15_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_91E4	TCD Signed Source Address Offset (DMA_TCD15_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_91E6	TCD Transfer Attributes (DMA_TCD15_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_91E8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD15_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_91E8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD15_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_91E8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD15_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_91EC	TCD Last Source Address Adjustment (DMA_TCD15_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_91F0	TCD Destination Address (DMA_TCD15_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_91F4	TCD Signed Destination Address Offset (DMA_TCD15_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_91F6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD15_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_91F6	DMA_TCD15_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_91F8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD15_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_91FC	TCD Control and Status (DMA_TCD15_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_91FE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD15_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_91FE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD15_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_9200	TCD Source Address (DMA_TCD16_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9204	TCD Signed Source Address Offset (DMA_TCD16_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9206	TCD Transfer Attributes (DMA_TCD16_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9208	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD16_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9208	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD16_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_9208	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD16_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_920C	TCD Last Source Address Adjustment (DMA_TCD16_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9210	TCD Destination Address (DMA_TCD16_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9214	TCD Signed Destination Address Offset (DMA_TCD16_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9216	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD16_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9216	DMA_TCD16_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9218	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD16_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_921C	TCD Control and Status (DMA_TCD16_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_921E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD16_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_921E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD16_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_9220	TCD Source Address (DMA_TCD17_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9224	TCD Signed Source Address Offset (DMA_TCD17_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9226	TCD Transfer Attributes (DMA_TCD17_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9228	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD17_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9228	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD17_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_9228	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD17_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_922C	TCD Last Source Address Adjustment (DMA_TCD17_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9230	TCD Destination Address (DMA_TCD17_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9234	TCD Signed Destination Address Offset (DMA_TCD17_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9236	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD17_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9236	DMA_TCD17_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9238	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD17_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_923C	TCD Control and Status (DMA_TCD17_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_923E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD17_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_923E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD17_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_9240	TCD Source Address (DMA_TCD18_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9244	TCD Signed Source Address Offset (DMA_TCD18_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9246	TCD Transfer Attributes (DMA_TCD18_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9248	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD18_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9248	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD18_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_9248	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD18_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_924C	TCD Last Source Address Adjustment (DMA_TCD18_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9250	TCD Destination Address (DMA_TCD18_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9254	TCD Signed Destination Address Offset (DMA_TCD18_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9256	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD18_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9256	DMA_TCD18_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9258	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD18_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_925C	TCD Control and Status (DMA_TCD18_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_925E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD18_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_925E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD18_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_9260	TCD Source Address (DMA_TCD19_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9264	TCD Signed Source Address Offset (DMA_TCD19_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9266	TCD Transfer Attributes (DMA_TCD19_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9268	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD19_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9268	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD19_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_9268	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD19_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_926C	TCD Last Source Address Adjustment (DMA_TCD19_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9270	TCD Destination Address (DMA_TCD19_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9274	TCD Signed Destination Address Offset (DMA_TCD19_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9276	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD19_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_9276	DMA_TCD19_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9278	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD19_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_927C	TCD Control and Status (DMA_TCD19_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_927E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD19_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_927E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD19_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_9280	TCD Source Address (DMA_TCD20_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9284	TCD Signed Source Address Offset (DMA_TCD20_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9286	TCD Transfer Attributes (DMA_TCD20_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9288	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD20_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9288	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD20_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_9288	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD20_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_928C	TCD Last Source Address Adjustment (DMA_TCD20_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9290	TCD Destination Address (DMA_TCD20_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9294	TCD Signed Destination Address Offset (DMA_TCD20_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9296	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD20_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9296	DMA_TCD20_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9298	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD20_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_929C	TCD Control and Status (DMA_TCD20_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_929E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD20_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>

*Table continues on the next page...*

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_929E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD20_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_92A0	TCD Source Address (DMA_TCD21_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_92A4	TCD Signed Source Address Offset (DMA_TCD21_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_92A6	TCD Transfer Attributes (DMA_TCD21_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_92A8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD21_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_92A8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD21_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_92A8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD21_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_92AC	TCD Last Source Address Adjustment (DMA_TCD21_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_92B0	TCD Destination Address (DMA_TCD21_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_92B4	TCD Signed Destination Address Offset (DMA_TCD21_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_92B6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD21_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_92B6	DMA_TCD21_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_92B8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD21_DLASTSGA)	32	R/W	Undefined	22.3.28/ 569
4000_92BC	TCD Control and Status (DMA_TCD21_CSR)	16	R/W	Undefined	22.3.29/ 569
4000_92BE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD21_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_92BE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD21_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_92C0	TCD Source Address (DMA_TCD22_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_92C4	TCD Signed Source Address Offset (DMA_TCD22_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_92C6	TCD Transfer Attributes (DMA_TCD22_ATTR)	16	R/W	Undefined	22.3.19/ 562

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_92C8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD22_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_92C8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD22_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_92C8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD22_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_92CC	TCD Last Source Address Adjustment (DMA_TCD22_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_92D0	TCD Destination Address (DMA_TCD22_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_92D4	TCD Signed Destination Address Offset (DMA_TCD22_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_92D6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD22_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_92D6	DMA_TCD22_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_92D8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD22_DLASTSGA)	32	R/W	Undefined	22.3.28/ 569
4000_92DC	TCD Control and Status (DMA_TCD22_CSR)	16	R/W	Undefined	22.3.29/ 569
4000_92DE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD22_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_92DE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD22_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_92E0	TCD Source Address (DMA_TCD23_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_92E4	TCD Signed Source Address Offset (DMA_TCD23_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_92E6	TCD Transfer Attributes (DMA_TCD23_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_92E8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD23_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_92E8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD23_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_92E8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD23_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_92EC	TCD Last Source Address Adjustment (DMA_TCD23_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_92F0	TCD Destination Address (DMA_TCD23_DADDR)	32	R/W	Undefined	22.3.24/ 566

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_92F4	TCD Signed Destination Address Offset (DMA_TCD23_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_92F6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD23_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_92F6	DMA_TCD23_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_92F8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD23_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_92FC	TCD Control and Status (DMA_TCD23_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_92FE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD23_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_92FE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD23_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_9300	TCD Source Address (DMA_TCD24_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_9304	TCD Signed Source Address Offset (DMA_TCD24_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_9306	TCD Transfer Attributes (DMA_TCD24_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_9308	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD24_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_9308	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD24_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_9308	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD24_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_930C	TCD Last Source Address Adjustment (DMA_TCD24_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_9310	TCD Destination Address (DMA_TCD24_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_9314	TCD Signed Destination Address Offset (DMA_TCD24_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_9316	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD24_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_9316	DMA_TCD24_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_9318	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD24_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_931C	TCD Control and Status (DMA_TCD24_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_931E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD24_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_931E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD24_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_9320	TCD Source Address (DMA_TCD25_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_9324	TCD Signed Source Address Offset (DMA_TCD25_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_9326	TCD Transfer Attributes (DMA_TCD25_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_9328	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD25_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_9328	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD25_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_9328	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD25_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_932C	TCD Last Source Address Adjustment (DMA_TCD25_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_9330	TCD Destination Address (DMA_TCD25_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_9334	TCD Signed Destination Address Offset (DMA_TCD25_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_9336	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD25_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_9336	DMA_TCD25_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_9338	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD25_DLASTSGA)	32	R/W	Undefined	22.3.28/ 569
4000_933C	TCD Control and Status (DMA_TCD25_CSR)	16	R/W	Undefined	22.3.29/ 569
4000_933E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD25_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_933E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD25_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_9340	TCD Source Address (DMA_TCD26_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_9344	TCD Signed Source Address Offset (DMA_TCD26_SOFF)	16	R/W	Undefined	22.3.18/ 561

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_9346	TCD Transfer Attributes (DMA_TCD26_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_9348	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD26_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_9348	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD26_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_9348	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD26_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_934C	TCD Last Source Address Adjustment (DMA_TCD26_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_9350	TCD Destination Address (DMA_TCD26_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_9354	TCD Signed Destination Address Offset (DMA_TCD26_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_9356	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD26_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_9356	DMA_TCD26_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_9358	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD26_DLASTSGA)	32	R/W	Undefined	22.3.28/ 569
4000_935C	TCD Control and Status (DMA_TCD26_CSR)	16	R/W	Undefined	22.3.29/ 569
4000_935E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD26_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_935E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD26_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_9360	TCD Source Address (DMA_TCD27_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_9364	TCD Signed Source Address Offset (DMA_TCD27_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_9366	TCD Transfer Attributes (DMA_TCD27_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_9368	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD27_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_9368	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD27_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_9368	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD27_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_936C	TCD Last Source Address Adjustment (DMA_TCD27_SLAST)	32	R/W	Undefined	22.3.23/ 565

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_9370	TCD Destination Address (DMA_TCD27_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_9374	TCD Signed Destination Address Offset (DMA_TCD27_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_9376	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD27_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_9376	DMA_TCD27_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_9378	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD27_DLASTSGA)	32	R/W	Undefined	22.3.28/ 569
4000_937C	TCD Control and Status (DMA_TCD27_CSR)	16	R/W	Undefined	22.3.29/ 569
4000_937E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD27_BITER_ELINKYES)	16	R/W	Undefined	22.3.30/ 572
4000_937E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD27_BITER_ELINKNO)	16	R/W	Undefined	22.3.31/ 573
4000_9380	TCD Source Address (DMA_TCD28_SADDR)	32	R/W	Undefined	22.3.17/ 561
4000_9384	TCD Signed Source Address Offset (DMA_TCD28_SOFF)	16	R/W	Undefined	22.3.18/ 561
4000_9386	TCD Transfer Attributes (DMA_TCD28_ATTR)	16	R/W	Undefined	22.3.19/ 562
4000_9388	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD28_NBYTES_MLNO)	32	R/W	Undefined	22.3.20/ 563
4000_9388	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD28_NBYTES_MLOFFNO)	32	R/W	Undefined	22.3.21/ 563
4000_9388	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD28_NBYTES_MLOFFYES)	32	R/W	Undefined	22.3.22/ 564
4000_938C	TCD Last Source Address Adjustment (DMA_TCD28_SLAST)	32	R/W	Undefined	22.3.23/ 565
4000_9390	TCD Destination Address (DMA_TCD28_DADDR)	32	R/W	Undefined	22.3.24/ 566
4000_9394	TCD Signed Destination Address Offset (DMA_TCD28_DOFF)	16	R/W	Undefined	22.3.25/ 566
4000_9396	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD28_CITER_ELINKYES)	16	R/W	Undefined	22.3.26/ 567
4000_9396	DMA_TCD28_CITER_ELINKNO	16	R/W	Undefined	22.3.27/ 568
4000_9398	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD28_DLASTSGA)	32	R/W	Undefined	22.3.28/ 569

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_939C	TCD Control and Status (DMA_TCD28_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_939E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD28_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_939E	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD28_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_93A0	TCD Source Address (DMA_TCD29_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_93A4	TCD Signed Source Address Offset (DMA_TCD29_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_93A6	TCD Transfer Attributes (DMA_TCD29_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_93A8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD29_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_93A8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD29_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_93A8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD29_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_93AC	TCD Last Source Address Adjustment (DMA_TCD29_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_93B0	TCD Destination Address (DMA_TCD29_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_93B4	TCD Signed Destination Address Offset (DMA_TCD29_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_93B6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD29_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_93B6	DMA_TCD29_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_93B8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD29_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_93BC	TCD Control and Status (DMA_TCD29_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_93BE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD29_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_93BE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD29_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_93C0	TCD Source Address (DMA_TCD30_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_93C4	TCD Signed Source Address Offset (DMA_TCD30_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_93C6	TCD Transfer Attributes (DMA_TCD30_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_93C8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD30_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_93C8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD30_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_93C8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD30_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>
4000_93CC	TCD Last Source Address Adjustment (DMA_TCD30_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_93D0	TCD Destination Address (DMA_TCD30_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_93D4	TCD Signed Destination Address Offset (DMA_TCD30_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_93D6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD30_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_93D6	DMA_TCD30_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_93D8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD30_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_93DC	TCD Control and Status (DMA_TCD30_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_93DE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD30_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_93DE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD30_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>
4000_93E0	TCD Source Address (DMA_TCD31_SADDR)	32	R/W	Undefined	<a href="#">22.3.17/561</a>
4000_93E4	TCD Signed Source Address Offset (DMA_TCD31_SOFF)	16	R/W	Undefined	<a href="#">22.3.18/561</a>
4000_93E6	TCD Transfer Attributes (DMA_TCD31_ATTR)	16	R/W	Undefined	<a href="#">22.3.19/562</a>
4000_93E8	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCD31_NBYTES_MLNO)	32	R/W	Undefined	<a href="#">22.3.20/563</a>
4000_93E8	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCD31_NBYTES_MLOFFNO)	32	R/W	Undefined	<a href="#">22.3.21/563</a>
4000_93E8	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCD31_NBYTES_MLOFFYES)	32	R/W	Undefined	<a href="#">22.3.22/564</a>

Table continues on the next page...

## DMA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_93EC	TCD Last Source Address Adjustment (DMA_TCD31_SLAST)	32	R/W	Undefined	<a href="#">22.3.23/565</a>
4000_93F0	TCD Destination Address (DMA_TCD31_DADDR)	32	R/W	Undefined	<a href="#">22.3.24/566</a>
4000_93F4	TCD Signed Destination Address Offset (DMA_TCD31_DOFF)	16	R/W	Undefined	<a href="#">22.3.25/566</a>
4000_93F6	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD31_CITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.26/567</a>
4000_93F6	DMA_TCD31_CITER_ELINKNO	16	R/W	Undefined	<a href="#">22.3.27/568</a>
4000_93F8	TCD Last Destination Address Adjustment/Scatter Gather Address (DMA_TCD31_DLASTSGA)	32	R/W	Undefined	<a href="#">22.3.28/569</a>
4000_93FC	TCD Control and Status (DMA_TCD31_CSR)	16	R/W	Undefined	<a href="#">22.3.29/569</a>
4000_93FE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCD31_BITER_ELINKYES)	16	R/W	Undefined	<a href="#">22.3.30/572</a>
4000_93FE	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCD31_BITER_ELINKNO)	16	R/W	Undefined	<a href="#">22.3.31/573</a>

### 22.3.1 Control Register (DMA\_CR)

The CR defines the basic operating configuration of the DMA. The DMA arbitrates channel service requests in two groups of 16 channels each:

- Group 1 contains channels 31-16
- Group 0 contains channels 15-0

Arbitration within a group can be configured to use either a fixed-priority or a round-robin scheme. For fixed-priority arbitration, the highest priority channel requesting service is selected to execute. The channel priority registers assign the priorities; see the DCHPRIn registers. For round-robin arbitration, the channel priorities are ignored and channels within each group are cycled through without regard to priority.

#### NOTE

For proper operation, writes to the CR register must be performed only when the DMA channels are inactive; that is, when TCDn\_CSR[ACTIVE] bits are cleared.

## Memory map/register definition

The group priorities operate in a similar fashion. In group fixed priority arbitration mode, channel service requests in the highest priority group are executed first, where priority level 3 is the highest and priority level 0 is the lowest. The group priorities are assigned in the GRPnPRI fields of the DMA Control Register (CR). All group priorities must have unique values prior to any channel service requests occurring; otherwise, a configuration error will be reported. For group round robin arbitration, the group priorities are ignored and the groups are cycled through without regard to priority.

Address: DMA\_CR is 4000\_8000h base + 0h offset = 4000\_8000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0														CX	ECX
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0				GRP1PRI	GRP0PRI	EMLM	CLM	HALT	HOE	ERGA	ERCA	EDBG	0		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### DMA\_CR field descriptions

Field	Description
31–18 Reserved	This read-only field is reserved and always has the value zero.
17 CX	Cancel Transfer  0 Normal operation 1 Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed.
16 ECX	Error Cancel Transfer  0 Normal operation 1 Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the ES register and generating an optional error interrupt.
15–12 Reserved	This read-only field is reserved and always has the value zero.
11–10 GRP1PRI	Channel Group 1 Priority  Group 1 priority level when fixed priority group arbitration is enabled.

Table continues on the next page...

## DMA\_CR field descriptions (continued)

Field	Description
9–8 GRP0PRI	Channel Group 0 Priority Group 0 priority level when fixed priority group arbitration is enabled.
7 EMLM	Enable Minor Loop Mapping 0 Disabled. TCDn.word2 is defined as a 32-bit NBYTES field. 1 Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled.
6 CLM	Continuous Link Mode 0 A minor loop channel link made to itself goes through channel arbitration before being activated again. 1 A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop.
5 HALT	Halt DMA Operations 0 Normal operation 1 Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared.
4 HOE	Halt On Error 0 Normal operation 1 Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared.
3 ERGA	Enable Round Robin Group Arbitration 0 Fixed priority arbitration is used for selection among the groups. 1 Round robin arbitration is used for selection among the groups.
2 ERCA	Enable Round Robin Channel Arbitration 0 Fixed priority arbitration is used for channel selection within each group. 1 Round robin arbitration is used for channel selection within each group.
1 EDBG	Enable Debug 0 When in debug mode, the DMA continues to operate. 1 When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared.
0 Reserved	This read-only field is reserved and always has the value zero.

### 22.3.2 Error Status Register (DMA\_ES)

The ES provides information concerning the last recorded channel error. Channel errors can be caused by:

## Memory map/register definition

- A configuration error, that is:
  - An illegal setting in the transfer-control descriptor, or
  - An illegal priority register setting in fixed-arbitration
- An error termination to a bus master read or write cycle

See the Error Reporting and Handling section for more details.

Address: DMA\_ES is 4000\_8000h base + 4h offset = 4000\_8004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	VLD	0														ECX
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	GPE	CPE	0	ERRCHN				SAE	SOE	DAE	DOE	NCE	SGE	SBE	DBE	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### DMA\_ES field descriptions

Field	Description
31 VLD	Logical OR of all ERR status bits  0 No ERR bits are set 1 At least one ERR bit is set indicating a valid error exists that has not been cleared
30–17 Reserved	This read-only field is reserved and always has the value zero.
16 ECX	Transfer Cancelled  0 No cancelled transfers 1 The last recorded entry was a cancelled transfer by the error cancel transfer input
15 GPE	Group Priority Error  0 No group priority error 1 The last recorded error was a configuration error among the group priorities. All group priorities are not unique.
14 CPE	Channel Priority Error  0 No channel priority error 1 The last recorded error was a configuration error in the channel priorities within a group. Channel priorities within a group are not unique.
13 Reserved	This read-only field is reserved and always has the value zero.
12–8 ERRCHN	Error Channel Number or Cancelled Channel Number  The channel number of the last recorded error, excluding GPE and CPE errors, or last recorded error cancelled transfer.

Table continues on the next page...

## DMA\_ES field descriptions (continued)

Field	Description
7 SAE	<p>Source Address Error</p> <p>0 No source address configuration error.</p> <p>1 The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE].</p>
6 SOE	<p>Source Offset Error</p> <p>0 No source offset configuration error</p> <p>1 The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE].</p>
5 DAE	<p>Destination Address Error</p> <p>0 No destination address configuration error</p> <p>1 The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE].</p>
4 DOE	<p>Destination Offset Error</p> <p>0 No destination offset configuration error</p> <p>1 The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE].</p>
3 NCE	<p>NBYTES/CITER Configuration Error</p> <p>0 No NBYTES/CITER configuration error</p> <p>1 The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields.</p> <ul style="list-style-type: none"> <li>• TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or</li> <li>• TCDn_CITER[CITER] is equal to zero, or</li> <li>• TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]</li> </ul>
2 SGE	<p>Scatter/Gather Configuration Error</p> <p>0 No scatter/gather configuration error</p> <p>1 The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary.</p>
1 SBE	<p>Source Bus Error</p> <p>0 No source bus error</p> <p>1 The last recorded error was a bus error on a source read</p>
0 DBE	<p>Destination Bus Error</p> <p>0 No destination bus error</p> <p>1 The last recorded error was a bus error on a destination write</p>

### 22.3.3 Enable Request Register (DMA\_ERQ)

The ERQ register provide a bit map for the 32 implemented channels to enable the request signal for each channel. The state of any given channel enable is directly affected by writes to this register; it is also affected by writes to the SERQ and CERQ. The {S,C}ERQ registers are provided so the request enable for a single channel can easily be modified without needing to perform a read-modify-write sequence to the ERQ.

DMA request input signals and this enable request flag must be asserted before a channel’s hardware service request is accepted. The state of the DMA enable request flag does not affect a channel service request made explicitly through software or a linked channel request.

Address: DMA\_ERQ is 4000\_8000h base + Ch offset = 4000\_800Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W	ERQ31	ERQ30	ERQ29	ERQ28	ERQ27	ERQ26	ERQ25	ERQ24	ERQ23	ERQ22	ERQ21	ERQ20	ERQ19	ERQ18	ERQ17	ERQ16	ERQ15	ERQ14	ERQ13	ERQ12	ERQ11	ERQ10	ERQ9	ERQ8	ERQ7	ERQ6	ERQ5	ERQ4	ERQ3	ERQ2	ERQ1	ERQ0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DMA\_ERQ field descriptions

Field	Description
31 ERQ31	Enable DMA Request 31  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
30 ERQ30	Enable DMA Request 30  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
29 ERQ29	Enable DMA Request 29  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
28 ERQ28	Enable DMA Request 28  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
27 ERQ27	Enable DMA Request 27  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
26 ERQ26	Enable DMA Request 26

Table continues on the next page...

**DMA\_ERQ field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
25 ERQ25	Enable DMA Request 25  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
24 ERQ24	Enable DMA Request 24  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
23 ERQ23	Enable DMA Request 23  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
22 ERQ22	Enable DMA Request 22  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
21 ERQ21	Enable DMA Request 21  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
20 ERQ20	Enable DMA Request 20  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
19 ERQ19	Enable DMA Request 19  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
18 ERQ18	Enable DMA Request 18  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
17 ERQ17	Enable DMA Request 17  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
16 ERQ16	Enable DMA Request 16  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
15 ERQ15	Enable DMA Request 15  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled

*Table continues on the next page...*

**DMA\_ERQ field descriptions (continued)**

<b>Field</b>	<b>Description</b>
14 ERQ14	Enable DMA Request 14 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
13 ERQ13	Enable DMA Request 13 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
12 ERQ12	Enable DMA Request 12 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
11 ERQ11	Enable DMA Request 11 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
10 ERQ10	Enable DMA Request 10 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
9 ERQ9	Enable DMA Request 9 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
8 ERQ8	Enable DMA Request 8 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
7 ERQ7	Enable DMA Request 7 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
6 ERQ6	Enable DMA Request 6 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
5 ERQ5	Enable DMA Request 5 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
4 ERQ4	Enable DMA Request 4 0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
3 ERQ3	Enable DMA Request 3

*Table continues on the next page...*

**DMA\_ERQ field descriptions (continued)**

Field	Description
	0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
2 ERQ2	Enable DMA Request 2  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
1 ERQ1	Enable DMA Request 1  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled
0 ERQ0	Enable DMA Request 0  0 The DMA request signal for the corresponding channel is disabled 1 The DMA request signal for the corresponding channel is enabled

**22.3.4 Enable Error Interrupt Register (DMA\_EEI)**

The EEI register provides a bit map for the 32 channels to enable the error interrupt signal for each channel. The state of any given channel's error interrupt enable is directly affected by writes to this register; it is also affected by writes to the SEEI and CEEI. The {S,C}EEI are provided so the error interrupt enable for a single channel can easily be modified without the need to perform a read-modify-write sequence to the EEI register.

The DMA error indicator and the error interrupt enable flag must be asserted before an error interrupt request for a given channel is asserted to the interrupt controller.

Address: DMA\_EEI is 4000\_8000h base + 14h offset = 4000\_8014h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EEI31	EEI30	EEI29	EEI28	EEI27	EEI26	EEI25	EEI24	EEI23	EEI22	EEI21	EEI20	EEI19	EEI18	EEI17	EEI16	EEI15	EEI14	EEI13	EEI12	EEI11	EEI10	EEI9	EEI8	EEI7	EEI6	EEI5	EEI4	EEI3	EEI2	EEI1	EEI0
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DMA\_EEI field descriptions**

Field	Description
31 EEI31	Enable Error Interrupt 31  0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
30 EEI30	Enable Error Interrupt 30

*Table continues on the next page...*

## DMA\_EEI field descriptions (continued)

Field	Description
	0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
29 EEI29	Enable Error Interrupt 29 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
28 EEI28	Enable Error Interrupt 28 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
27 EEI27	Enable Error Interrupt 27 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
26 EEI26	Enable Error Interrupt 26 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
25 EEI25	Enable Error Interrupt 25 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
24 EEI24	Enable Error Interrupt 24 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
23 EEI23	Enable Error Interrupt 23 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
22 EEI22	Enable Error Interrupt 22 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
21 EEI21	Enable Error Interrupt 21 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
20 EEI20	Enable Error Interrupt 20 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
19 EEI19	Enable Error Interrupt 19 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request

*Table continues on the next page...*

## DMA\_EEI field descriptions (continued)

Field	Description
18 EEI18	Enable Error Interrupt 18 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
17 EEI17	Enable Error Interrupt 17 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
16 EEI16	Enable Error Interrupt 16 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
15 EEI15	Enable Error Interrupt 15 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
14 EEI14	Enable Error Interrupt 14 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
13 EEI13	Enable Error Interrupt 13 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
12 EEI12	Enable Error Interrupt 12 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
11 EEI11	Enable Error Interrupt 11 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
10 EEI10	Enable Error Interrupt 10 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
9 EEI9	Enable Error Interrupt 9 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
8 EEI8	Enable Error Interrupt 8 0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
7 EEI7	Enable Error Interrupt 7

*Table continues on the next page...*

**DMA\_EEI field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
6 EEI6	Enable Error Interrupt 6  0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
5 EEI5	Enable Error Interrupt 5  0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
4 EEI4	Enable Error Interrupt 4  0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
3 EEI3	Enable Error Interrupt 3  0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
2 EEI2	Enable Error Interrupt 2  0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
1 EEI1	Enable Error Interrupt 1  0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request
0 EEI0	Enable Error Interrupt 0  0 The error signal for corresponding channel does not generate an error interrupt 1 The assertion of the error signal for corresponding channel generates an error interrupt request

### 22.3.5 Clear Enable Error Interrupt Register (DMA\_CEEI)

The CEEI provides a simple memory-mapped mechanism to clear a given bit in the EEI to disable the error interrupt for a given channel. The data value on a register write causes the corresponding bit in the EEI to be cleared. Setting the CAEE bit provides a global clear function, forcing the EEI contents to be cleared, disabling all DMA request inputs. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: DMA\_CEEI is 4000\_8000h base + 18h offset = 4000\_8018h

Bit	7	6	5	4	3	2	1	0
Read	0	0	0	0	0	0	0	0
Write	NOP	CAEE	0			CEEI		
Reset	0	0	0	0	0	0	0	0

#### DMA\_CEEI field descriptions

Field	Description
7 NOP	0 Normal operation 1 No operation, ignore the other bits in this register
6 CAEE	Clear All Enable Error Interrupts 0 Clear only the EEI bit specified in the CEEI field 1 Clear all bits in EEI
5 Reserved	This field is reserved.
4-0 CEEI	Clear Enable Error Interrupt Clears the corresponding bit in EEI

### 22.3.6 Set Enable Error Interrupt Register (DMA\_SEEI)

The SEEI provides a simple memory-mapped mechanism to set a given bit in the EEI to enable the error interrupt for a given channel. The data value on a register write causes the corresponding bit in the EEI to be set. Setting the SAEE bit provides a global set function, forcing the entire EEI contents to be set. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: DMA\_SEEI is 4000\_8000h base + 19h offset = 4000\_8019h

Bit	7	6	5	4	3	2	1	0
Read	0	0	0	0	0	0	0	0
Write	NOP	SAEE	0			SEEI		
Reset	0	0	0	0	0	0	0	0

#### DMA\_SEEI field descriptions

Field	Description
7 NOP	0 Normal operation 1 No operation, ignore the other bits in this register
6 SAEE	Sets All Enable Error Interrupts 0 Set only the EEI bit specified in the SEEI field. 1 Sets all bits in EEI
5 Reserved	This field is reserved.
4-0 SEEI	Set Enable Error Interrupt Sets the corresponding bit in EEI

## 22.3.7 Clear Enable Request Register (DMA\_CERQ)

The CERQ provides a simple memory-mapped mechanism to clear a given bit in the ERQ to disable the DMA request for a given channel. The data value on a register write causes the corresponding bit in the ERQ to be cleared. Setting the CAER bit provides a global clear function, forcing the entire contents of the ERQ to be cleared, disabling all DMA request inputs. If NOP is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: DMA\_CERQ is 4000\_8000h base + 1Ah offset = 4000\_801Ah

Bit	7	6	5	4	3	2	1	0
Read	0	0				0		
Write	NOP	CAER	0			CERQ		
Reset	0	0	0	0	0	0	0	0

### DMA\_CERQ field descriptions

Field	Description
7 NOP	0 Normal operation 1 No operation, ignore the other bits in this register
6 CAER	Clear All Enable Requests 0 Clear only the ERQ bit specified in the CERQ field 1 Clear all bits in ERQ
5 Reserved	This field is reserved.
4-0 CERQ	Clear Enable Request Clears the corresponding bit in ERQ{H,L}

### 22.3.8 Set Enable Request Register (DMA\_SERQ)

The SERQ provides a simple memory-mapped mechanism to set a given bit in the ERQ to enable the DMA request for a given channel. The data value on a register write causes the corresponding bit in the ERQ to be set. Setting the SAER bit provides a global set function, forcing the entire contents of ERQ to be set. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: DMA\_SERQ is 4000\_8000h base + 1Bh offset = 4000\_801Bh

Bit	7	6	5	4	3	2	1	0
Read	0	0	0	0	0	0	0	0
Write	NOP	SAER	0	SERQ				
Reset	0	0	0	0	0	0	0	0

#### DMA\_SERQ field descriptions

Field	Description
7 NOP	0 Normal operation 1 No operation, ignore the other bits in this register
6 SAER	Set All Enable Requests 0 Set only the ERQ bit specified in the SERQ field 1 Set all bits in ERQ
5 Reserved	This field is reserved.
4-0 SERQ	Set Enable Request Sets the corresponding bit in ERQ

### 22.3.9 Clear DONE Status Bit Register (DMA\_CDNE)

The CDNE provides a simple memory-mapped mechanism to clear the DONE bit in the TCD of the given channel. The data value on a register write causes the DONE bit in the corresponding transfer control descriptor to be cleared. Setting the CADN bit provides a global clear function, forcing all DONE bits to be cleared. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: DMA\_CDNE is 4000\_8000h base + 1Ch offset = 4000\_801Ch

Bit	7	6	5	4	3	2	1	0
Read	0	0	0	0	0	0	0	0
Write	NOP	CADN	0			CDNE		
Reset	0	0	0	0	0	0	0	0

#### DMA\_CDNE field descriptions

Field	Description
7 NOP	0 Normal operation 1 No operation, ignore the other bits in this register
6 CADN	Clears All DONE Bits 0 Clears only the TCDn_CSR[DONE] bit specified in the CDNE field 1 Clears all bits in TCDn_CSR[DONE]
5 Reserved	This field is reserved.
4-0 CDNE	Clear DONE Bit Clears the corresponding bit in TCDn_CSR[DONE]

### 22.3.10 Set START Bit Register (DMA\_SSRT)

The SSRT provides a simple memory-mapped mechanism to set the START bit in the TCD of the given channel. The data value on a register write causes the START bit in the corresponding transfer control descriptor to be set. Setting the SAST bit provides a global set function, forcing all START bits to be set. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: DMA\_SSRT is 4000\_8000h base + 1Dh offset = 4000\_801Dh

Bit	7	6	5	4	3	2	1	0
Read	0	0	0	0	0	0	0	0
Write	NOP	SAST	0			SSRT		
Reset	0	0	0	0	0	0	0	0

#### DMA\_SSRT field descriptions

Field	Description
7 NOP	0 Normal operation 1 No operation, ignore the other bits in this register
6 SAST	Set All START Bits (activates all channels) 0 Set only the TCDn_CSR[START] bit specified in the SSRT field 1 Set all bits in TCDn_CSR[START]
5 Reserved	This field is reserved.
4-0 SSRT	Set START Bit Sets the corresponding bit in TCDn_CSR[START]

### 22.3.11 Clear Error Register (DMA\_CERR)

The CERR provides a simple memory-mapped mechanism to clear a given bit in the ERR to disable the error condition flag for a given channel. The given value on a register write causes the corresponding bit in the ERR to be cleared. Setting the CAEI bit provides a global clear function, forcing the ERR contents to be cleared, clearing all channel error indicators. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: DMA\_CERR is 4000\_8000h base + 1Eh offset = 4000\_801Eh

Bit	7	6	5	4	3	2	1	0
Read	0	0	0	0	0	0	0	0
Write	NOP	CAEI	0	CERR				
Reset	0	0	0	0	0	0	0	0

#### DMA\_CERR field descriptions

Field	Description
7 NOP	0 Normal operation 1 No operation, ignore the other bits in this register
6 CAEI	Clear All Error Indicators 0 Clear only the ERR bit specified in the CERR field 1 Clear all bits in ERR
5 Reserved	This field is reserved.
4-0 CERR	Clear Error Indicator Clears the corresponding bit in ERR

### 22.3.12 Clear Interrupt Request Register (DMA\_CINT)

The CINT provides a simple, memory-mapped mechanism to clear a given bit in the INT to disable the interrupt request for a given channel. The given value on a register write causes the corresponding bit in the INT to be cleared. Setting the CAIR bit provides a global clear function, forcing the entire contents of the INT to be cleared, disabling all DMA interrupt requests. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: DMA\_CINT is 4000\_8000h base + 1Fh offset = 4000\_801Fh

Bit	7	6	5	4	3	2	1	0
Read	0	0	0	0	0	0	0	0
Write	NOP	CAIR	0	CINT				
Reset	0	0	0	0	0	0	0	0

#### DMA\_CINT field descriptions

Field	Description
7 NOP	0 Normal operation 1 No operation, ignore the other bits in this register
6 CAIR	Clear All Interrupt Requests 0 Clear only the INT bit specified in the CINT field 1 Clear all bits in INT
5 Reserved	This field is reserved.
4-0 CINT	Clear interrupt request Clears the corresponding bit in INT

### 22.3.13 Interrupt Request Register (DMA\_INT)

The INT register provides a bit map for the 32 channels signaling the presence of an interrupt request for each channel. Depending on the appropriate bit setting in the transfer-control descriptors, the eDMA engine generates an interrupt on data transfer completion. The outputs of this register are directly routed to the interrupt controller (INTC). During the interrupt-service routine associated with any given channel, it is the software’s responsibility to clear the appropriate bit, negating the interrupt request. Typically, a write to the CINT register in the interrupt service routine is used for this purpose.

The state of any given channel's interrupt request is directly affected by writes to this register; it is also affected by writes to the CINT register. On writes to INT, a 1 in any bit position clears the corresponding channel's interrupt request. A zero in any bit position has no affect on the corresponding channel's current interrupt status. The CINT register is provided so the interrupt request for a single channel can easily be cleared without the need to perform a read-modify-write sequence to the INT register.

Address: DMA\_INT is 4000\_8000h base + 24h offset = 4000\_8024h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	INT31	INT30	INT29	INT28	INT27	INT26	INT25	INT24	INT23	INT22	INT21	INT20	INT19	INT18	INT17	INT16
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	INT15	INT14	INT13	INT12	INT11	INT10	INT9	INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### DMA\_INT field descriptions

Field	Description
31 INT31	Interrupt Request 31 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
30 INT30	Interrupt Request 30 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
29 INT29	Interrupt Request 29 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
28 INT28	Interrupt Request 28 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
27 INT27	Interrupt Request 27 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active

Table continues on the next page...

## DMA\_INT field descriptions (continued)

Field	Description
26 INT26	Interrupt Request 26 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
25 INT25	Interrupt Request 25 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
24 INT24	Interrupt Request 24 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
23 INT23	Interrupt Request 23 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
22 INT22	Interrupt Request 22 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
21 INT21	Interrupt Request 21 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
20 INT20	Interrupt Request 20 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
19 INT19	Interrupt Request 19 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
18 INT18	Interrupt Request 18 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
17 INT17	Interrupt Request 17 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
16 INT16	Interrupt Request 16 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
15 INT15	Interrupt Request 15

*Table continues on the next page...*

**DMA\_INT field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
14 INT14	Interrupt Request 14 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
13 INT13	Interrupt Request 13 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
12 INT12	Interrupt Request 12 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
11 INT11	Interrupt Request 11 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
10 INT10	Interrupt Request 10 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
9 INT9	Interrupt Request 9 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
8 INT8	Interrupt Request 8 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
7 INT7	Interrupt Request 7 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
6 INT6	Interrupt Request 6 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
5 INT5	Interrupt Request 5 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
4 INT4	Interrupt Request 4 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active

*Table continues on the next page...*

**DMA\_INT field descriptions (continued)**

Field	Description
3 INT3	Interrupt Request 3 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
2 INT2	Interrupt Request 2 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
1 INT1	Interrupt Request 1 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active
0 INT0	Interrupt Request 0 0 The interrupt request for corresponding channel is cleared 1 The interrupt request for corresponding channel is active

**22.3.14 Error Register (DMA\_ERR)**

The ERR provides a bit map for the 32 channels, signaling the presence of an error for each channel. The eDMA engine signals the occurrence of an error condition by setting the appropriate bit in this register. The outputs of this register are enabled by the contents of the EEI, then logically summed across groups of 16 and 32 channels to form several group error interrupt requests which is then routed to the interrupt controller. During the execution of the interrupt-service routine associated with any DMA errors, it is software's responsibility to clear the appropriate bit, negating the error-interrupt request. Typically, a write to the CERR in the interrupt-service routine is used for this purpose. The normal DMA channel completion indicators (setting the transfer control descriptor DONE flag and the possible assertion of an interrupt request) are not affected when an error is detected.

The contents of this register can also be polled because a non-zero value indicates the presence of a channel error regardless of the state of the EEI. The state of any given channel's error indicators is affected by writes to this register; it is also affected by writes to the CERR. On writes to the ERR, a one in any bit position clears the corresponding channel's error status. A zero in any bit position has no affect on the corresponding channel's current error status. The CERR is provided so the error indicator for a single channel can easily be cleared.

Address: DMA\_ERR is 4000\_8000h base + 2Ch offset = 4000\_802Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	ERR31	ERR30	ERR29	ERR28	ERR27	ERR26	ERR25	ERR24	ERR23	ERR22	ERR21	ERR20	ERR19	ERR18	ERR17	ERR16
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ERR15	ERR14	ERR13	ERR12	ERR11	ERR10	ERR9	ERR8	ERR7	ERR6	ERR5	ERR4	ERR3	ERR2	ERR1	ERR0
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DMA\_ERR field descriptions**

Field	Description
31 ERR31	Error In Channel 31 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
30 ERR30	Error In Channel 30 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
29 ERR29	Error In Channel 29 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
28 ERR28	Error In Channel 28 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
27 ERR27	Error In Channel 27 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
26 ERR26	Error In Channel 26 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
25 ERR25	Error In Channel 25 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred

Table continues on the next page...

**DMA\_ERR field descriptions (continued)**

<b>Field</b>	<b>Description</b>
24 ERR24	Error In Channel 24 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
23 ERR23	Error In Channel 23 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
22 ERR22	Error In Channel 22 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
21 ERR21	Error In Channel 21 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
20 ERR20	Error In Channel 20 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
19 ERR19	Error In Channel 19 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
18 ERR18	Error In Channel 18 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
17 ERR17	Error In Channel 17 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
16 ERR16	Error In Channel 16 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
15 ERR15	Error In Channel 15 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
14 ERR14	Error In Channel 14 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
13 ERR13	Error In Channel 13

*Table continues on the next page...*

**DMA\_ERR field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
12 ERR12	Error In Channel 12 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
11 ERR11	Error In Channel 11 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
10 ERR10	Error In Channel 10 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
9 ERR9	Error In Channel 9 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
8 ERR8	Error In Channel 8 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
7 ERR7	Error In Channel 7 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
6 ERR6	Error In Channel 6 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
5 ERR5	Error In Channel 5 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
4 ERR4	Error In Channel 4 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
3 ERR3	Error In Channel 3 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
2 ERR2	Error In Channel 2 0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred

*Table continues on the next page...*

**DMA\_ERR field descriptions (continued)**

Field	Description
1 ERR1	Error In Channel 1  0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred
0 ERR0	Error In Channel 0  0 An error in the corresponding channel has not occurred 1 An error in the corresponding channel has occurred

**22.3.15 Hardware Request Status Register (DMA\_HRS)**

The HRS provide a bit map for the DMA channels, signaling the presence of a hardware request for each channel. The hardware request status bits reflect the current state of the register and qualified (via the ERQ fields) DMA request signals as seen by the DMA’s arbitration logic. This view into the hardware request signals may be used for debug purposes.

**NOTE**

These bits reflect the state of the request as seen by the arbitration logic. Therefore, this status is affected by the ERQ bits.

Address: DMA\_HRS is 4000\_8000h base + 34h offset = 4000\_8034h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	HRS31	HRS30	HRS29	HRS28	HRS27	HRS26	HRS25	HRS24	HRS23	HRS22	HRS21	HRS20	HRS19	HRS18	HRS17	HRS16	HRS15	HRS14	HRS13	HRS12	HRS11	HRS10	HRS9	HRS8	HRS7	HRS6	HRS5	HRS4	HRS3	HRS2	HRS1	HRS0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DMA\_HRS field descriptions**

Field	Description
31 HRS31	Hardware Request Status Channel 31  0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
30 HRS30	Hardware Request Status Channel 30  0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
29 HRS29	Hardware Request Status Channel 29

*Table continues on the next page...*

**DMA\_HRS field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
28 HRS28	Hardware Request Status Channel 28 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
27 HRS27	Hardware Request Status Channel 27 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
26 HRS26	Hardware Request Status Channel 26 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
25 HRS25	Hardware Request Status Channel 25 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
24 HRS24	Hardware Request Status Channel 24 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
23 HRS23	Hardware Request Status Channel 23 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
22 HRS22	Hardware Request Status Channel 22 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
21 HRS21	Hardware Request Status Channel 21 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
20 HRS20	Hardware Request Status Channel 20 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
19 HRS19	Hardware Request Status Channel 19 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
18 HRS18	Hardware Request Status Channel 18 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present

*Table continues on the next page...*

**DMA\_HRS field descriptions (continued)**

<b>Field</b>	<b>Description</b>
17 HRS17	Hardware Request Status Channel 17 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
16 HRS16	Hardware Request Status Channel 16 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
15 HRS15	Hardware Request Status Channel 15 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
14 HRS14	Hardware Request Status Channel 14 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
13 HRS13	Hardware Request Status Channel 13 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
12 HRS12	Hardware Request Status Channel 12 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
11 HRS11	Hardware Request Status Channel 11 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
10 HRS10	Hardware Request Status Channel 10 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
9 HRS9	Hardware Request Status Channel 9 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
8 HRS8	Hardware Request Status Channel 8 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
7 HRS7	Hardware Request Status Channel 7 0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
6 HRS6	Hardware Request Status Channel 6

*Table continues on the next page...*

**DMA\_HRS field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
5 HRS5	Hardware Request Status Channel 5  0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
4 HRS4	Hardware Request Status Channel 4  0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
3 HRS3	Hardware Request Status Channel 3  0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
2 HRS2	Hardware Request Status Channel 2  0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
1 HRS1	Hardware Request Status Channel 1  0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present
0 HRS0	Hardware Request Status Channel 0  0 A hardware service request for the corresponding channel is not present 1 A hardware service request for the corresponding channel is present

## 22.3.16 Channel n Priority Register (DMA\_DCHPRIn)

When fixed-priority channel arbitration is enabled (CR[ERCA] = 0), the contents of these registers define the unique priorities associated with each channel within a group. The channel priorities are evaluated by numeric value; for example, 0 is the lowest priority, 1 is the next higher priority, then 2, 3, etc. Software must program the channel priorities with unique values. Otherwise, a configuration error is reported. The range of the priority value is limited to the values of 0 through 15. When read, the GRPPRI bits of the DCHPRIn register reflect the current priority level of the group of channels in which the corresponding channel resides. GRPPRI bits are not affected by writes to the DCHPRIn registers. The group priority is assigned in the DMA control register.

Addresses: 4000\_8000h base + 100h offset + (1d × n), where n = 0d to 31d

Bit	7	6	5	4	3	2	1	0
Read	ECP	DPA	GRPPRI		CHPRI			
Write								
Reset	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

### DMA\_DCHPRIn field descriptions

Field	Description
7 ECP	Enable Channel Preemption. This bit resets to zero.  0 Channel n cannot be suspended by a higher priority channel's service request 1 Channel n can be temporarily suspended by the service request of a higher priority channel
6 DPA	Disable preempt ability. This bit resets to zero.  0 Channel n can suspend a lower priority channel 1 Channel n cannot suspend any channel, regardless of channel priority
5-4 GRPPRI	Channel n Current Group Priority  Group priority assigned to this channel group when fixed-priority arbitration is enabled. These two bits are read only; writes are ignored.  <b>NOTE:</b> Reset value for the group and channel priority fields, GRPPRI and CHPRI, is equal to the corresponding channel number for each priority register, i.e., DCHPRI31[GRPPRI] = 0b01 and DCHPRI31[CHPRI] equals 0b1111.
3-0 CHPRI	Channel n Arbitration Priority  Channel priority when fixed-priority arbitration is enabled


*Table continues on the next page...*

DMA\_DCHPRI $n$  field descriptions (continued)

Field	Description
	<b>NOTE:</b> Reset value for the group and channel priority fields, GRPPRI and CHPRI, is equal to the corresponding channel number for each priority register, i.e., DCHPRI31[GRPPRI] = 0b01 and DCHPRI31[CHPRI] equals 0b1111.

## 22.3.17 TCD Source Address (DMA\_TCD\_SADDR)

Addresses: 4000\_8000h base + 1000h offset + (32d ×  $n$ ), where  $n = 0d$  to 31d



\* Notes:


- x = Undefined at reset.

DMA\_TCD $n$ \_SADDR field descriptions

Field	Description
31–0 SADDR	Source Address  Memory address pointing to the source data.

## 22.3.18 TCD Signed Source Address Offset (DMA\_TCD\_SOFF)

Addresses: 4000\_8000h base + 1004h offset + (32d ×  $n$ ), where  $n = 0d$  to 31d



\* Notes:

- x = Undefined at reset.

DMA\_TCD $n$ \_SOFF field descriptions

Field	Description
15–0 SOFF	Source Address Signed Offset  Sign-extended offset applied to the current source address to form the next-state value as each source read is completed.

### 22.3.19 TCD Transfer Attributes (DMA\_TCD\_ATTR)

Addresses: 4000\_8000h base + 1006h offset + (32d × n), where n = 0d to 31d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SMOD					SSIZE			DMOD					DSIZE		
Write																
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.


#### DMA\_TCDn\_ATTR field descriptions

Field	Description
15–11 SMOD	<p>Source Address Modulo</p> <p>0 Source address modulo feature is disabled</p> <p>≠0 This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range.</p>
10–8 SSIZE	<p>Source data transfer size</p> <p>Using a reserved encoding causes a configuration error.</p> <p>000 8-bit</p> <p>001 16-bit</p> <p>010 32-bit</p> <p>011 Reserved</p> <p>100 16-byte burst</p> <p>101 Reserved</p> <p>110 Reserved</p> <p>111 Reserved</p>
7–3 DMOD	<p>Destination Address Modulo</p> <p>See the SMOD definition</p>
2–0 DSIZE	<p>Destination Data Transfer Size</p> <p>See the SSIZE definition</p>

### 22.3.20 TCD Minor Byte Count (Minor Loop Disabled) (DMA\_TCD\_NBYTES\_MLNO)

TCD word 2's register definition depends on the status of minor loop mapping. If minor loop mapping is disabled (CR[EMLM] = 0), TCD word 2 is defined as follows. If minor loop mapping is enabled, see the TCD\_NBYTES\_MLOFFNO and TCD\_NBYTES\_MLOFFYES register descriptions for TCD word 2's register definition.

Addresses: 4000\_8000h base + 1008h offset + (32d × n), where n = 0d to 31d



\* Notes:

- x = Undefined at reset.

#### DMA\_TCDn\_NBYTES\_MLNO field descriptions

Field	Description
31–0 NBYTES	<p>Minor Byte Transfer Count</p> <p>Number of bytes to be transferred in each service request of the channel. As a channel activates, the appropriate TCD contents load into the eDMA engine, and the appropriate reads and writes perform until the minor byte transfer count has transferred. This is an indivisible operation and cannot be halted. (Although, it may be stalled by using the bandwidth control field, or via preemption.) After the minor count is exhausted, the SADDR and DADDR values are written back into the TCD memory, the major iteration count is decremented and restored to the TCD memory. If the major iteration count is completed, additional processing is performed.</p> <p><b>NOTE:</b> An NBYTES value of 0x0000_0000 is interpreted as a 4 GB transfer.</p>

### 22.3.21 TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA\_TCD\_NBYTES\_MLOFFNO)

TCD word 2 is defined as follows if:

- Minor loop mapping is enabled (CR[EMLM] = 1) and
- SMLOE = 0 and DMLOE = 0

If minor loop mapping is enabled and SMLOE or DMLOE is set then refer to the TCD\_NBYTES\_MLOFFYES register description.

## Memory map/register definition

Addresses: 4000\_8000h base + 1008h offset + (32d × n), where n = 0d to 31d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W	SMLOE	DMLOE	NBYTES																													
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

## DMA\_TCDn\_NBYTES\_MLOFFNO field descriptions

Field	Description
31 SMLOE	Source Minor Loop Offset Enable  Selects whether the minor loop offset is applied to the source address upon minor loop completion.  0 The minor loop offset is not applied to the SADDR 1 The minor loop offset is applied to the SADDR
30 DMLOE	Destination Minor Loop Offset enable  Selects whether the minor loop offset is applied to the destination address upon minor loop completion.  0 The minor loop offset is not applied to the DADDR 1 The minor loop offset is applied to the DADDR
29–0 NBYTES	Minor Byte Transfer Count  Number of bytes to be transferred in each service request of the channel.  As a channel activates, the appropriate TCD contents load into the eDMA engine, and the appropriate reads and writes perform until the minor byte transfer count has transferred. This is an indivisible operation and cannot be halted. (Although, it may be stalled by using the bandwidth control field, or via preemption.) After the minor count is exhausted, the SADDR and DADDR values are written back into the TCD memory, the major iteration count is decremented and restored to the TCD memory. If the major iteration count is completed, additional processing is performed.


### 22.3.22 TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA\_TCD\_NBYTES\_MLOFFYES)

TCD word 2 is defined as follows if:

- Minor loop mapping is enabled (CR[EMLM] = 1) and
- Minor loop offset enabled (SMLOE or DMLOE = 1)

If minor loop mapping is enabled and SMLOE and DMLOE are cleared then refer to the TCD\_NBYTES\_MLOFFNO register description.

Addresses: 4000\_8000h base + 1008h offset + (32d × n), where n = 0d to 31d




- \* Notes:
- x = Undefined at reset.

### DMA\_TCDn\_NBYTES\_MLOFFYES field descriptions

Field	Description
31 SMLOE	Source Minor Loop Offset Enable  Selects whether the minor loop offset is applied to the source address upon minor loop completion.  0 The minor loop offset is not applied to the SADDR 1 The minor loop offset is applied to the SADDR
30 DMLOE	Destination Minor Loop Offset Enable  Selects whether the minor loop offset is applied to the destination address upon minor loop completion.  0 The minor loop offset is not applied to the DADDR 1 The minor loop offset is applied to the DADDR
29–10 MLOFF	If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.
9–0 NBYTES	Minor Byte Transfer Count  Number of bytes to be transferred in each service request of the channel.  As a channel activates, the appropriate TCD contents load into the eDMA engine, and the appropriate reads and writes perform until the minor byte transfer count has transferred. This is an indivisible operation and cannot be halted. (Although, it may be stalled by using the bandwidth control field, or via preemption.) After the minor count is exhausted, the SADDR and DADDR values are written back into the TCD memory, the major iteration count is decremented and restored to the TCD memory. If the major iteration count is completed, additional processing is performed.

### 22.3.23 TCD Last Source Address Adjustment (DMA\_TCD\_SLAST)

Addresses: 4000\_8000h base + 100Ch offset + (32d × n), where n = 0d to 31d




- \* Notes:
- x = Undefined at reset.

### DMA\_TCDn\_SLAST field descriptions

Field	Description
31–0 SLAST	Last Source Address Adjustment  Adjustment value added to the source address at the completion of the major iteration count. This value can be applied to restore the source address to the initial value, or adjust the address to reference the next data structure.

### 22.3.24 TCD Destination Address (DMA\_TCD\_DADDR)

Addresses: 4000\_8000h base + 1010h offset + (32d × n), where n = 0d to 31d




- \* Notes:
- x = Undefined at reset.

### DMA\_TCDn\_DADDR field descriptions

Field	Description
31–0 DADDR	Destination Address  Memory address pointing to the destination data.

### 22.3.25 TCD Signed Destination Address Offset (DMA\_TCD\_DOFF)

Addresses: 4000\_8000h base + 1014h offset + (32d × n), where n = 0d to 31d



- \* Notes:
- x = Undefined at reset.

### DMA\_TCDn\_DOFF field descriptions

Field	Description
15–0 DOFF	Destination Address Signed Offset  Sign-extended offset applied to the current destination address to form the next-state value as each destination write is completed.

## 22.3.26 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA\_TCD\_CITER\_ELINKYES)

If TCDn\_CITER[ELINK] is set, the TCDn\_CITER register is defined as follows.

Addresses: 4000\_8000h base + 1016h offset + (32d × n), where n = 0d to 31d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read	ELINK	0	LINKCH						CITER								
Write	ELINK																
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	

\* Notes:

- x = Undefined at reset.

### DMA\_TCDn\_CITER\_ELINKYES field descriptions

Field	Description
15 ELINK	<p>Enable channel-to-channel linking on minor-loop complete</p> <p>As the channel completes the minor loop, this flag enables linking to another channel, defined by the LINKCH field. The link target channel initiates a channel service request via an internal mechanism that sets the TCDn_CSR[START] bit of the specified channel.</p> <p>If channel linking is disabled, the CITER value is extended to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking.</p> <p><b>NOTE:</b> This bit must be equal to the BITER[ELINK] bit. Otherwise, a configuration error is reported.</p> <p>0 The channel-to-channel linking is disabled 1 The channel-to-channel linking is enabled</p>
14 Reserved	This read-only field is reserved and always has the value zero.
13–9 LINKCH	<p>Link Channel Number</p> <p>If channel-to-channel linking is enabled (ELINK = 1), then after the minor loop is exhausted, the eDMA engine initiates a channel service request to the channel defined by these six bits by setting that channel's TCDn_CSR[START] bit.</p>
8–0 CITER	<p>Current Major Iteration Count</p> <p>This 9-bit (ELINK = 1) or 15-bit (ELINK = 0) count represents the current major loop count for the channel. It is decremented each time the minor loop is completed and updated in the transfer control descriptor memory. After the major iteration count is exhausted, the channel performs a number of operations (e.g., final source and destination address calculations), optionally generating an interrupt to signal channel completion before reloading the CITER field from the beginning iteration count (BITER) field.</p> <p><b>NOTE:</b> When the CITER field is initially loaded by software, it must be set to the same value as that contained in the BITER field.</p>

Table continues on the next page...

**DMA\_TCDn\_CITER\_ELINKYES field descriptions (continued)**

Field	Description
	<b>NOTE:</b> If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.

**22.3.27 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA\_TCD\_CITER\_ELINKNO)**

If TCDn\_CITER[ELINK] is cleared, the TCDn\_CITER register is defined as follows.

Addresses: 4000\_8000h base + 1016h offset + (32d × n), where n = 0d to 31d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	ELINK	CITER														
Write		CITER														
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:


- x = Undefined at reset.

**DMA\_TCDn\_CITER\_ELINKNO field descriptions**

Field	Description
15 ELINK	<p>Enable channel-to-channel linking on minor-loop complete</p> <p>As the channel completes the minor loop, this flag enables linking to another channel, defined by the LINKCH field. The link target channel initiates a channel service request via an internal mechanism that sets the TCDn_CSR[START] bit of the specified channel.</p> <p>If channel linking is disabled, the CITER value is extended to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking.</p> <p><b>NOTE:</b> This bit must be equal to the BITER[ELINK] bit. Otherwise, a configuration error is reported.</p> <p>0 The channel-to-channel linking is disabled 1 The channel-to-channel linking is enabled</p>
14–0 CITER	<p>Current Major Iteration Count</p> <p>This 9-bit (ELINK = 1) or 15-bit (ELINK = 0) count represents the current major loop count for the channel. It is decremented each time the minor loop is completed and updated in the transfer control descriptor memory. After the major iteration count is exhausted, the channel performs a number of operations (e.g., final source and destination address calculations), optionally generating an interrupt to signal channel completion before reloading the CITER field from the beginning iteration count (BITER) field.</p> <p><b>NOTE:</b> When the CITER field is initially loaded by software, it must be set to the same value as that contained in the BITER field.</p> <p><b>NOTE:</b> If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.</p>

### 22.3.28 TCD Last Destination Address Adjustment/Scatter Gather Address (DMA\_TCD\_DLASTSGA)

Addresses: 4000\_8000h base + 1018h offset + (32d × n), where n = 0d to 31d



\* Notes:


- x = Undefined at reset.

#### DMA\_TCDn\_DLASTSGA field descriptions

Field	Description
31–0 DLASTSGA	<p>Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather).</p> <p>If (TCDn_CSR[ESG] = 0) then</p> <ul style="list-style-type: none"> <li>• Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure.</li> </ul> <p>else</p> <ul style="list-style-type: none"> <li>• This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, else a configuration error is reported.</li> </ul>

### 22.3.29 TCD Control and Status (DMA\_TCD\_CSR)

Addresses: 4000\_8000h base + 101Ch offset + (32d × n), where n = 0d to 31d



\* Notes:

- x = Undefined at reset.

## DMA\_TCDn\_CSR field descriptions

Field	Description
15–14 BWC	<p>Bandwidth Control</p> <p>Throttles the amount of bus bandwidth consumed by the eDMA. In general, as the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. This field forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch.</p> <p><b>NOTE:</b> If the source and destination sizes are equal, this field is ignored between the first and second transfers and after the last write of each minor loop. This behavior is a side effect of reducing start-up latency.</p> <p>00 No eDMA engine stalls 01 Reserved 10 eDMA engine stalls for 4 cycles after each r/w 11 eDMA engine stalls for 8 cycles after each r/w</p>
13 Reserved	This read-only field is reserved and always has the value zero.
12–8 MAJORLINKCH	<p>Link Channel Number</p> <p>If (MAJORELINK = 0) then</p> <ul style="list-style-type: none"> <li>No channel-to-channel linking (or chaining) is performed after the major loop counter is exhausted.</li> </ul> <p>else</p> <ul style="list-style-type: none"> <li>After the major loop counter is exhausted, the eDMA engine initiates a channel service request at the channel defined by these six bits by setting that channel's TCDn_CSR[START] bit.</li> </ul>
7 DONE	<p>Channel Done</p> <p>This flag indicates the eDMA has completed the major loop. The eDMA engine sets it as the CITER count reaches zero; The software clears it, or the hardware when the channel is activated.</p> <p><b>NOTE:</b> This bit must be cleared to write the MAJORELINK or ESG bits.</p> <p>This bit resets to zero.</p>
6 ACTIVE	<p>Channel Active</p> <p>This flag signals the channel is currently in execution. It is set when channel service begins, and the eDMA clears it as the minor loop completes or if any error condition is detected.</p>
5 MAJORELINK	<p>Enable channel-to-channel linking on major loop complete</p> <p>As the channel completes the major loop, this flag enables the linking to another channel, defined by MAJORLINKCH. The link target channel initiates a channel service request via an internal mechanism that sets the TCDn_CSR[START] bit of the specified channel.</p> <p><b>NOTE:</b> To support the dynamic linking coherency model, this field is forced to zero when written to while the TCDn_CSR[DONE] bit is set.</p> <p>0 The channel-to-channel linking is disabled 1 The channel-to-channel linking is enabled</p>
4 ESG	<p>Enable Scatter/Gather Processing</p> <p>As the channel completes the major loop, this flag enables scatter/gather processing in the current channel. If enabled, the eDMA engine uses DLASTSGA as a memory pointer to a 0-modulo-32 address containing a 32-byte data structure loaded as the transfer control descriptor into the local memory.</p>

Table continues on the next page...

## DMA\_TCDn\_CSR field descriptions (continued)

Field	Description
	<p><b>NOTE:</b> To support the dynamic scatter/gather coherency model, this field is forced to zero when written to while the TCDn_CSR[DONE] bit is set.</p> <p>0 The current channel's TCD is normal format.  1 The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution.</p>
3 DREQ	<p>Disable Request</p> <p>If this flag is set, the eDMA hardware automatically clears the corresponding ERQ bit when the current major iteration count reaches zero.</p> <p>0 The channel's ERQ bit is not affected  1 The channel's ERQ bit is cleared when the major loop is complete</p>
2 INTHALF	<p>Enable an interrupt when major counter is half complete.</p> <p>If this flag is set, the channel generates an interrupt request by setting the appropriate bit in the INT register when the current major iteration count reaches the halfway point. Specifically, the comparison performed by the eDMA engine is (CITER == (BITER &gt;&gt; 1)). This halfway point interrupt request is provided to support double-buffered (aka ping-pong) schemes or other types of data movement where the processor needs an early indication of the transfer's progress.</p> <p><b>NOTE:</b> If BITER is set, do not use INTHALF. Use INTMAJOR instead.</p> <p>0 The half-point interrupt is disabled  1 The half-point interrupt is enabled</p>
1 INTMAJOR	<p>Enable an interrupt when major iteration count completes</p> <p>If this flag is set, the channel generates an interrupt request by setting the appropriate bit in the INT when the current major iteration count reaches zero.</p> <p>0 The end-of-major loop interrupt is disabled  1 The end-of-major loop interrupt is enabled</p>
0 START	<p>Channel Start</p> <p>If this flag is set, the channel is requesting service. The eDMA hardware automatically clears this flag after the channel begins execution. This bit resets to zero.</p> <p>0 The channel is not explicitly started  1 The channel is explicitly started via a software initiated service request</p>

## 22.3.30 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA\_TCD\_BITER\_ELINKYES)

If the TCDn\_BITER[ELINK] bit is set, the TCDn\_BITER register is defined as follows.

Addresses: 4000\_8000h base + 101Eh offset + (32d × n), where n = 0d to 31d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read	ELINK	0	LINKCH						BITER								
Write	ELINK																
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	

\* Notes:

- x = Undefined at reset.

### DMA\_TCDn\_BITER\_ELINKYES field descriptions

Field	Description
15 ELINK	<p>Enables channel-to-channel linking on minor loop complete</p> <p>As the channel completes the minor loop, this flag enables the linking to another channel, defined by BITER[LINKCH]. The link target channel initiates a channel service request via an internal mechanism that sets the TCDn_CSR[START] bit of the specified channel. If channel linking disables, the BITER value extends to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking.</p> <p><b>NOTE:</b> When the software loads the TCD, this field must be set equal to the corresponding CITER field. Otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field is reloaded into the CITER field.</p> <p>0 The channel-to-channel linking is disabled 1 The channel-to-channel linking is enabled</p>
14 Reserved	This read-only field is reserved and always has the value zero.
13–9 LINKCH	<p>Link Channel Number</p> <p>If channel-to-channel linking is enabled (ELINK = 1), then after the minor loop is exhausted, the eDMA engine initiates a channel service request at the channel defined by these six bits by setting that channel's TCDn_CSR[START] bit.</p> <p><b>NOTE:</b> When the software loads the TCD, this field must be set equal to the corresponding CITER field. Otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field is reloaded into the CITER field.</p>
8–0 BITER	<p>Starting Major Iteration Count</p> <p>As the transfer control descriptor is first loaded by software, this 9-bit (ELINK = 1) or 15-bit (ELINK = 0) field must be equal to the value in the CITER field. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field.</p> <p><b>NOTE:</b> When the software loads the TCD, this field must be set equal to the corresponding CITER field. Otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field is reloaded into the CITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.</p>

### 22.3.31 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA\_TCD\_BITER\_ELINKNO)

If the TCDn\_BITER[ELINK] bit is cleared, the TCDn\_BITER register is defined as follows.

Addresses: 4000\_8000h base + 101Eh offset + (32d × n), where n = 0d to 31d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	ELINK	BITER														
Write																
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

#### DMA\_TCDn\_BITER\_ELINKNO field descriptions


Field	Description
15 ELINK	<p>Enables channel-to-channel linking on minor loop complete</p> <p>As the channel completes the minor loop, this flag enables the linking to another channel, defined by BITER[LINKCH]. The link target channel initiates a channel service request via an internal mechanism that sets the TCDn_CSR[START] bit of the specified channel. If channel linking is disabled, the BITER value extends to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking.</p> <p><b>NOTE:</b> When the software loads the TCD, this field must be set equal to the corresponding CITER field. Otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field is reloaded into the CITER field.</p> <p>0 The channel-to-channel linking is disabled 1 The channel-to-channel linking is enabled</p>
14–0 BITER	<p>Starting Major Iteration Count</p> <p>As the transfer control descriptor is first loaded by software, this 9-bit (ELINK = 1) or 15-bit (ELINK = 0) field must be equal to the value in the CITER field. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field.</p> <p><b>NOTE:</b> When the software loads the TCD, this field must be set equal to the corresponding CITER field. Otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field is reloaded into the CITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.</p>

## 22.4 Functional description

## 22.4.1 eDMA basic data flow

The basic flow of a data transfer can be partitioned into three segments.

As shown in the following diagram, the first segment involves the channel activation:




**Figure 22-545. eDMA operation, part 1**

This example uses the assertion of the eDMA peripheral request signal to request service for channel  $n$ . Channel activation via software and the  $TCD_n\_CSR[START]$  bit follows the same basic flow as peripheral requests. The eDMA request input signal is registered internally and then routed through the eDMA engine: first through the control module, then into the program model and channel arbitration. In the next cycle, the channel arbitration performs, using the fixed-priority or round-robin algorithm. After arbitration is complete, the activated channel number is sent through the address path and converted into the required address to access the local memory for  $TCD_n$ . Next, the TCD memory is accessed and the required descriptor read from the local memory and loaded into the

eDMA engine address path channel x or y registers. The TCD memory is 64 bits wide to minimize the time needed to fetch the activated channel descriptor and load it into the address path channel x or y registers.

The following diagram illustrates the second part of the basic data flow:



**Figure 22-546. eDMA operation, part 2**

The modules associated with the data transfer (address path, data path, and control) sequence through the required source reads and destination writes to perform the actual data movement. The source reads are initiated and the fetched data is temporarily stored in the data path block until it is gated onto the internal bus during the destination write. This source read/destination write processing continues until the minor byte count has transferred.

After the minor byte count has moved, the final phase of the basic data flow is performed. In this segment, the address path logic performs the required updates to certain fields in the appropriate TCD, e.g., SADDR, DADDR, CITER. If the major iteration count is exhausted, additional operations are performed. These include the final address

adjustments and reloading of the BITER field into the CITER. Assertion of an optional interrupt request also occurs at this time, as does a possible fetch of a new TCD from memory using the scatter/gather address pointer included in the descriptor (if scatter/gather is enabled). The updates to the TCD memory and the assertion of an interrupt request are shown in the following diagram.




Figure 22-547. eDMA operation, part 3

## 22.4.2 Error reporting and handling

Channel errors are reported in the ES register and can be caused by:

- A configuration error, which is an illegal setting in the transfer-control descriptor or an illegal priority register setting in Fixed-Arbitration mode, or
- An error termination to a bus master read or write cycle

A configuration error is reported when the starting source or destination address, source or destination offsets, minor loop byte count, or the transfer size represent an inconsistent state. Each of these possible causes are detailed below:

- The addresses and offsets must be aligned on 0-modulo-transfer-size boundaries.
- The minor loop byte count must be a multiple of the source and destination transfer sizes.
- All source reads and destination writes must be configured to the natural boundary of the programmed transfer size respectively.
- In fixed arbitration mode, a configuration error is caused by any two channel priorities being equal. All channel priority levels must be unique when fixed arbitration mode is enabled.
- If a scatter/gather operation is enabled upon channel completion, a configuration error is reported if the scatter/gather address (DLAST\_SGA) is not aligned on a 32-byte boundary.
- If minor loop channel linking is enabled upon channel completion, a configuration error is reported when the link is attempted if the TCDn\_CITER[E\_LINK] bit does not equal the TCDn\_BITER[E\_LINK] bit.

If enabled, all configuration error conditions, except the scatter/gather and minor-loop link errors, report as the channel activates and asserts an error interrupt request. A scatter/gather configuration error is reported when the scatter/gather operation begins at major loop completion when properly enabled. A minor loop channel link configuration error is reported when the link operation is serviced at minor loop completion.

If a system bus read or write is terminated with an error, the data transfer is stopped and the appropriate bus error flag set. In this case, the state of the channel's transfer control descriptor is updated by the eDMA engine with the current source address, destination address, and current iteration count at the point of the fault. When a system-bus error occurs, the channel terminates after the read or write transaction, which is already pipelined after errant access, has completed. If a bus error occurs on the last read prior to beginning the write sequence, the write executes using the data captured during the bus error. If a bus error occurs on the last write prior to switching to the next read sequence, the read sequence executes before the channel terminates due to the destination bus error.

A transfer may be cancelled by software with the CR[CX] bit. When a cancel transfer request is recognized, the DMA engine stops processing the channel. The current read-write sequence is allowed to finish. If the cancel occurs on the last read-write sequence of a major or minor loop, the cancel request is discarded and the channel retires normally.

The error cancel transfer is the same as a cancel transfer except the ES register is updated with the cancelled channel number and ECX is set. The TCD of a cancelled channel contains the source and destination addresses of the last transfer saved in the TCD. If the channel needs to be restarted, you must re-initialize the TCD because the aforementioned

fields no longer represent the original parameters. When a transfer is cancelled by the error cancel transfer mechanism, the channel number is loaded into DMA\_ES[ERRCHN] and ECX and VLD are set. In addition, an error interrupt may be generated if enabled.

The occurrence of any error causes the eDMA engine to stop the active channel immediately, and the appropriate channel bit in the eDMA error register is asserted. At the same time, the details of the error condition are loaded into the ES register. The major loop complete indicators, setting the transfer control descriptor DONE flag and the possible assertion of an interrupt request, are not affected when an error is detected. After the error status has been updated, the eDMA engine continues operating by servicing the next appropriate channel. A channel that experiences an error condition is not automatically disabled. If a channel is terminated by an error and then issues another service request before the error is fixed, that channel executes and terminates with the same error condition.

### **22.4.3 Channel preemption**

Channel preemption is enabled on a per-channel basis by setting the DCHPRIn[ECP] bit. Channel preemption allows the executing channel's data transfers to temporarily suspend in favor of starting a higher priority channel. After the preempting channel has completed all its minor loop data transfers, the preempted channel is restored and resumes execution. After the restored channel completes one read/write sequence, it is again eligible for preemption. If any higher priority channel is requesting service, the restored channel is suspended and the higher priority channel is serviced. Nested preemption, that is, attempting to preempt a preempting channel, is not supported. After a preempting channel begins execution, it cannot be preempted. Preemption is available only when fixed arbitration is selected.

A channel's ability to preempt another channel can be disabled by setting DCHPRIn[DPA]. When a channel's preempt ability is disabled, that channel cannot suspend a lower priority channel's data transfer, regardless of the lower priority channel's ECP setting. This allows for a pool of low priority, large data-moving channels to be defined. These low priority channels can be configured to not preempt each other, thus preventing a low priority channel from consuming the preempt slot normally available to a true, high priority channel.

### **22.4.4 Performance**

This section addresses the performance of the eDMA module, focusing on two separate metrics:

- In the traditional data movement context, performance is best expressed as the peak data transfer rates achieved using the eDMA. In most implementations, this transfer rate is limited by the speed of the source and destination address spaces.
- In a second context where device-paced movement of single data values to/from peripherals is dominant, a measure of the requests that can be serviced in a fixed time is a more relevant metric. In this environment, the speed of the source and destination address spaces remains important. However, the microarchitecture of the eDMA also factors significantly into the resulting metric.

### 22.4.4.1 Peak transfer rates

The peak transfer rates for several different source and destination transfers are shown in the following tables. These tables assume:

- Internal SRAM can be accessed with zero wait-states when viewed from the system bus data phase
- All internal peripheral bus reads require two wait-states, and internal peripheral bus writes three wait-states, when viewed from the system bus data phase
- All internal peripheral bus accesses are 32-bits in size

This table presents a peak transfer rate comparison.

**Table 22-548. eDMA peak transfer rates (Mbytes/sec)**

System Speed, Width	Internal SRAM-to- Internal SRAM	32b internal peripheral bus- to- Internal SRAM	Internal SRAM-to- 32b internal peripheral bus
66.7 MHz, 32b	133.3	66.7	53.3
83.3 MHz, 32b	166.7	83.3	66.7
100.0 MHz, 32b	200.0	100.0	80.0
133.3 MHz, 32b	266.7	133.3	106.7
150.0 MHz, 32b	300.0	150.0	120.0

Internal-SRAM-to-internal-SRAM transfers occur at the core's datapath width. For all transfers involving the internal peripheral bus, 32-bit transfer sizes are used. In all cases, the transfer rate includes the time to read the source plus the time to write the destination.

## 22.4.4.2 Peak request rates

The second performance metric is a measure of the number of DMA requests that can be serviced in a given amount of time. For this metric, assume that the peripheral request causes the channel to move a single internal peripheral bus-mapped operand to/from internal SRAM. The same timing assumptions used in the previous example apply to this calculation. In particular, this metric also reflects the time required to activate the channel.

The eDMA design supports the following hardware service request sequence. Note that the exact timing from Cycle 7 is a function of the response times for the channel's read and write accesses. In the case of an internal peripheral bus read and internal SRAM write, the combined data phase time is 4 cycles. For an SRAM read and internal peripheral bus write, it is 5 cycles.

**Table 22-549. Hardware service request process**

Cycle		Description
With internal peripheral bus read and internal SRAM write	With SRAM read and internal peripheral bus write	
1		eDMA peripheral request is asserted.
2		The eDMA peripheral request is registered locally in the eDMA module and qualified. TCD <sub>n</sub> _CSR[START] bit initiated requests start at this point with the registering of the user write to TCD <sub>n</sub> word 7.
3		Channel arbitration begins.
4		Channel arbitration completes. The transfer control descriptor local memory read is initiated.
5–6		The first two parts of the activated channel's TCD is read from the local memory. The memory width to the eDMA engine is 64 bits, so the entire descriptor can be accessed in four cycles
7		The first system bus read cycle is initiated, as the third part of the channel's TCD is read from the local memory. Depending on the state of the crossbar switch, arbitration at the system bus may insert an additional cycle of delay here.
8–11	8–12	The last part of the TCD is read in. This cycle represents the first data phase for the read, and the address phase for the destination write.
12	13	This cycle represents the data phase of the last destination write.
13	14	The eDMA engine completes the execution of the inner minor loop and prepares to write back the required TCD <sub>n</sub> fields into the local memory. The TCD <sub>n</sub> word 7 is read and checked for channel linking or scatter/gather requests.

*Table continues on the next page...*

**Table 22-549. Hardware service request process (continued)**

Cycle		Description
With internal peripheral bus read and internal SRAM write	With SRAM read and internal peripheral bus write	
14	15	The appropriate fields in the first part of the TCD <sub>n</sub> are written back into the local memory.
15	16	The fields in the second part of the TCD <sub>n</sub> are written back into the local memory. This cycle coincides with the next channel arbitration cycle start.
16	17	The next channel to be activated performs the read of the first part of its TCD from the local memory. This is equivalent to Cycle 4 for the first channel's service request.

Assuming zero wait states on the system bus, DMA requests can be processed every 9 cycles. Assuming an average of the access times associated with internal peripheral bus-to-SRAM (4 cycles) and SRAM-to-internal peripheral bus (5 cycles), DMA requests can be processed every 11.5 cycles ( $4 + (4+5)/2 + 3$ ). This is the time from Cycle 4 to Cycle  $x + 5$ . The resulting peak request rate, as a function of the system frequency, is shown in the following table.

**Table 22-550. eDMA peak request rate (MReq/sec)**

System frequency (MHz)	Request rate with zero wait states	Request rate with wait states
66.6	7.4	5.8
83.3	9.2	7.2
100.0	11.1	8.7
133.3	14.8	11.6
150.0	16.6	13.0

A general formula to compute the peak request rate with overlapping requests is:

$$\text{PEAKreq} = \text{freq} / [ \text{entry} + (1 + \text{read\_ws}) + (1 + \text{write\_ws}) + \text{exit} ]$$

where:

**Table 22-551. Peak request formula operands**

Operand	Description
PEAKreq	Peak request rate
freq	System frequency
entry	Channel startup (4 cycles)
read_ws	Wait states seen during the system bus read data phase

*Table continues on the next page...*

**Table 22-551. Peak request formula operands (continued)**

Operand	Description
write_ws	Wait states seen during the system bus write data phase
exit	Channel shutdown (3 cycles)

### 22.4.4.3 eDMA performance example

Consider a system with the following characteristics:

- Internal SRAM can be accessed with one wait-state when viewed from the system bus data phase
- All internal peripheral bus reads require two wait-states, and internal peripheral bus writes three wait-states viewed from the system bus data phase
- System operates at 150 MHz

For an SRAM to internal peripheral bus transfer,

$$\text{PEAKreq} = 150 \text{ MHz} / [ 4 + (1 + 1) + (1 + 3) + 3 ] \text{ cycles} = 11.5 \text{ Mreq/sec}$$

For an internal peripheral bus to SRAM transfer,

$$\text{PEAKreq} = 150 \text{ MHz} / [ 4 + (1 + 2) + (1 + 1) + 3 ] \text{ cycles} = 12.5 \text{ Mreq/sec}$$

Assuming an even distribution of the two transfer types, the average peak request rate would be:

$$\text{PEAKreq} = (11.5 \text{ Mreq/sec} + 12.5 \text{ Mreq/sec}) / 2 = 12.0 \text{ Mreq/sec}$$

The minimum number of cycles to perform a single read/write, zero wait states on the system bus, from a cold start where no channel is executing and eDMA is idle are:

- 11 cycles for a software, that is, a  $\text{TCDn\_CSR}[\text{START}]$  bit, request
- 12 cycles for a hardware, that is, an eDMA peripheral request signal, request

Two cycles account for the arbitration pipeline and one extra cycle on the hardware request resulting from the internal registering of the eDMA peripheral request signals. For the peak request rate calculations above, the arbitration and request registering is absorbed in or overlaps the previous executing channel.

#### Note

When channel linking or scatter/gather is enabled, a two cycle delay is imposed on the next channel selection and startup. This

allows the link channel or the scatter/gather channel to be eligible and considered in the arbitration pool for next channel selection.

## 22.5 Initialization/application information

The following sections discuss initialization of the eDMA and programming considerations.

### 22.5.1 eDMA initialization

To initialize the eDMA:

1. Write to the CR if a configuration other than the default is desired.
2. Write the channel priority levels to the DCHPRI $n$  registers if a configuration other than the default is desired.
3. Enable error interrupts in the EEI register if so desired.
4. Write the 32-byte TCD for each channel that may request service.
5. Enable any hardware service requests via the ERQ register.
6. Request channel service via either:
  - Software: setting the TCD $n$ \_CSR[START]
  - Hardware: slave device asserting its eDMA peripheral request signal

After any channel requests service, a channel is selected for execution based on the arbitration and priority levels written into the programmer's model. The eDMA engine reads the entire TCD, including the TCD control and status fields, as shown in the following table, for the selected channel into its internal address path module.


As the TCD is read, the first transfer is initiated on the internal bus, unless a configuration error is detected. Transfers from the source, as defined by TCD $n$ \_SADDR, to the destination, as defined by TCD $n$ \_DADDR, continue until the number of bytes specified by TCD $n$ \_NBYTES are transferred.

When the transfer is complete, the eDMA engine's local TCD $n$ \_SADDR, TCD $n$ \_DADDR, and TCD $n$ \_CITER are written back to the main TCD memory and any minor loop channel linking is performed, if enabled. If the major loop is exhausted, further post processing executes, such as interrupts, major loop channel linking, and scatter/gather operations, if enabled.

**Table 22-552. TCD Control and Status fields**

TCDn_CSR field name	Description
START	Control bit to start channel explicitly when using a software initiated DMA service (Automatically cleared by hardware)
ACTIVE	Status bit indicating the channel is currently in execution
DONE	Status bit indicating major loop completion (cleared by software when using a software initiated DMA service)
D_REQ	Control bit to disable DMA request at end of major loop completion when using a hardware initiated DMA service
BWC	Control bits for throttling bandwidth control of a channel
E_SG	Control bit to enable scatter-gather feature
INT_HALF	Control bit to enable interrupt when major loop is half complete
INT_MAJ	Control bit to enable interrupt when major loop completes

The following figure shows how each DMA request initiates one minor-loop transfer, or iteration, without CPU intervention. DMA arbitration can occur after each minor loop, and one level of minor loop DMA preemption is allowed. The number of minor loops in a major loop is specified by the beginning iteration count (BITER).



**Figure 22-548. Example of multiple loop iterations**

The following figure lists the memory array terms and how the TCD settings interrelate.




Figure 22-549. Memory array terms

## 22.5.2 Programming errors

The eDMA performs various tests on the transfer control descriptor to verify consistency in the descriptor data. Most programming errors are reported on a per channel basis with the exception of channel priority error (ES[CPE]).

For all error types other than group or channel priority errors, the channel number causing the error is recorded in the ES register. If the error source is not removed before the next activation of the problem channel, the error is detected and recorded again.

Channel priority errors are identified within a group once that group has been selected as the active group. For example:

1. The eDMA is configured for fixed group and fixed channel arbitration modes.
2. Group 1 is the highest priority and all channels are unique in that group.
3. Group 0 is the next highest priority and has two channels with the same priority level.
4. If Group 1 has any service requests, those requests will be executed.
5. After all of Group 1 requests have completed, Group 0 will be the next active group.
6. If Group 0 has a service request, then an undefined channel in Group 0 will be selected and a channel priority error will occur.

7. This repeats until the all of Group 0 requests have been removed or a higher priority Group 1 request comes in.

In this sequence, for item 2, the eDMA acknowledge lines will assert only if the selected channel is requesting service via the eDMA peripheral request signal. If interrupts are enabled for all channels, the user will get an error interrupt, but the channel number for the ERR register and the error interrupt request line may be wrong because they reflect the selected channel. A group priority error is global and any request in any group will cause a group priority error.

If priority levels are not unique, when any channel requests service, a channel priority error is reported. The highest channel/group priority with an active request is selected, but the lowest numbered channel with that priority is selected by arbitration and executed by the eDMA engine. The hardware service request handshake signals, error interrupts, and error reporting is associated with the selected channel.

## **22.5.3 Arbitration mode considerations**

### **22.5.3.1 Fixed group arbitration, Fixed channel arbitration**

In this mode, the channel service request from the highest priority channel in the highest priority group is selected to execute. If the eDMA is programmed so that the channels within one group use "fixed" priorities, and that group is assigned the highest "fixed" priority of all groups, that group can take all the bandwidth of the eDMA controller. That is, no other groups will be serviced if there is always at least one DMA request pending on a channel in the highest priority group when the controller arbitrates the next DMA request. The advantage of this scenario is that latency can be small for channels that need to be serviced quickly. Preemption is available in this scenario only.

### **22.5.3.2 Fixed group arbitration, Round-robin channel arbitration**

The highest priority group with a request will be serviced. Lower priority groups will be serviced if no pending requests exist in the higher priority groups.

Within each group, channels are serviced starting with the highest channel number and rotating through to the lowest channel number without regard to the channel priority levels assigned within the group.

This scenario could cause the same bandwidth consumption problem as indicated in [Fixed group arbitration](#), [Fixed channel arbitration](#), but all the channels in the highest priority group will be serviced. Service latency will be short on the highest priority group, but could potentially be very much longer as the group priority decreases.

## 22.5.4 Performing DMA transfers

### 22.5.4.1 Single request

To perform a simple transfer of  $n$  bytes of data with one activation, set the major loop to one ( $TCDn\_CITER = TCDn\_BITER = 1$ ). The data transfer begins after the channel service request is acknowledged and the channel is selected to execute. After the transfer is complete, the  $TCDn\_CSR[DONE]$  bit is set and an interrupt generates if properly enabled.

For example, the following TCD entry is configured to transfer 16 bytes of data. The eDMA is programmed for one iteration of the major loop transferring 16 bytes per iteration. The source memory has a byte wide memory port located at 0x1000. The destination memory has a 32-bit port located at 0x2000. The address offsets are programmed in increments to match the transfer size: one byte for the source and four bytes for the destination. The final source and destination addresses are adjusted to return to their beginning values.

```
TCDn_CITER = TCDn_BITER = 1
TCDn_NBYTES = 16
TCDn_SADDR = 0x1000
TCDn_SOFF = 1
TCDn_ATTR[SSIZE] = 0
TCDn_SLAST = -16
TCDn_DADDR = 0x2000
TCDn_DOFF = 4
TCDn_ATTR[DSIZE] = 2
TCDn_DLAST_SGA = -16
TCDn_CSR[INT_MAJ] = 1
TCDn_CSR[START] = 1 (Should be written last after all other fields have been initialized)
All other TCDn fields = 0
```

This generates the following event sequence:

1. User write to the  $TCDn\_CSR[START]$  bit requests channel service.
2. The channel is selected by arbitration for servicing.
3. eDMA engine writes:  $TCDn\_CSR[DONE] = 0$ ,  $TCDn\_CSR[START] = 0$ ,  $TCDn\_CSR[ACTIVE] = 1$ .
4. eDMA engine reads: channel TCD data from local memory to internal register file.

5. The source-to-destination transfers are executed as follows:
  - a. Read byte from location 0x1000, read byte from location 0x1001, read byte from 0x1002, read byte from 0x1003.
  - b. Write 32-bits to location 0x2000 → first iteration of the minor loop.
  - c. Read byte from location 0x1004, read byte from location 0x1005, read byte from 0x1006, read byte from 0x1007.
  - d. Write 32-bits to location 0x2004 → second iteration of the minor loop.
  - e. Read byte from location 0x1008, read byte from location 0x1009, read byte from 0x100A, read byte from 0x100B.
  - f. Write 32-bits to location 0x2008 → third iteration of the minor loop.
  - g. Read byte from location 0x100C, read byte from location 0x100D, read byte from 0x100E, read byte from 0x100F.
  - h. Write 32-bits to location 0x200C → last iteration of the minor loop → major loop complete.
6. The eDMA engine writes:  $TCDn\_SADDR = 0x1000$ ,  $TCDn\_DADDR = 0x2000$ ,  $TCDn\_CITER = 1$  ( $TCDn\_BITER$ ).
7. The eDMA engine writes:  $TCDn\_CSR[ACTIVE] = 0$ ,  $TCDn\_CSR[DONE] = 1$ ,  $INT[n] = 1$ .
8. The channel retires and the eDMA goes idle or services the next channel.

### 22.5.4.2 Multiple requests

The following example transfers 32 bytes via two hardware requests, but is otherwise the same as the previous example. The only fields that change are the major loop iteration count and the final address offsets. The eDMA is programmed for two iterations of the major loop transferring 16 bytes per iteration. After the channel's hardware requests are enabled in the ERQ register, the slave device initiates channel service requests.

```
TCDn_CITER = TCDn_BITER = 2
TCDn_SLAST = -32
TCDn_DLAST_SGA = -32
```

This would generate the following sequence of events:

1. First hardware, that is, eDMA peripheral, request for channel service.
2. The channel is selected by arbitration for servicing.

3. eDMA engine writes:  $TCDn\_CSR[DONE] = 0$ ,  $TCDn\_CSR[START] = 0$ ,  $TCDn\_CSR[ACTIVE] = 1$ .
4. eDMA engine reads: channel  $TCDn$  data from local memory to internal register file.
5. The source to destination transfers are executed as follows:
  - a. Read byte from location 0x1000, read byte from location 0x1001, read byte from 0x1002, read byte from 0x1003.
  - b. Write 32-bits to location 0x2000 → first iteration of the minor loop.
  - c. Read byte from location 0x1004, read byte from location 0x1005, read byte from 0x1006, read byte from 0x1007.
  - d. Write 32-bits to location 0x2004 → second iteration of the minor loop.
  - e. Read byte from location 0x1008, read byte from location 0x1009, read byte from 0x100A, read byte from 0x100B.
  - f. Write 32-bits to location 0x2008 → third iteration of the minor loop.
  - g. Read byte from location 0x100C, read byte from location 0x100D, read byte from 0x100E, read byte from 0x100F.
  - h. Write 32-bits to location 0x200C → last iteration of the minor loop.
6. eDMA engine writes:  $TCDn\_SADDR = 0x1010$ ,  $TCDn\_DADDR = 0x2010$ ,  $TCDn\_CITER = 1$ .
7. eDMA engine writes:  $TCDn\_CSR[ACTIVE] = 0$ .
8. The channel retires → one iteration of the major loop. The eDMA goes idle or services the next channel.
9. Second hardware, that is, eDMA peripheral, requests channel service.
10. The channel is selected by arbitration for servicing.
11. eDMA engine writes:  $TCDn\_CSR[DONE] = 0$ ,  $TCDn\_CSR[START] = 0$ ,  $TCDn\_CSR[ACTIVE] = 1$ .
12. eDMA engine reads: channel  $TCD$  data from local memory to internal register file.
13. The source to destination transfers are executed as follows:
  - a. Read byte from location 0x1010, read byte from location 0x1011, read byte from 0x1012, read byte from 0x1013.
  - b. Write 32-bits to location 0x2010 → first iteration of the minor loop.

- c. Read byte from location 0x1014, read byte from location 0x1015, read byte from 0x1016, read byte from 0x1017.
  - d. Write 32-bits to location 0x2014 → second iteration of the minor loop.
  - e. Read byte from location 0x1018, read byte from location 0x1019, read byte from 0x101A, read byte from 0x101B.
  - f. Write 32-bits to location 0x2018 → third iteration of the minor loop.
  - g. Read byte from location 0x101C, read byte from location 0x101D, read byte from 0x101E, read byte from 0x101F.
  - h. Write 32-bits to location 0x201C → last iteration of the minor loop → major loop complete.
14. eDMA engine writes: TCD<sub>n</sub>\_SADDR = 0x1000, TCD<sub>n</sub>\_DADDR = 0x2000, TCD<sub>n</sub>\_CITER = 2 (TCD<sub>n</sub>\_BITER).
15. eDMA engine writes: TCD<sub>n</sub>\_CSR[ACTIVE] = 0, TCD<sub>n</sub>\_CSR[DONE] = 1, INT[n] = 1.
16. The channel retires → major loop complete. The eDMA goes idle or services the next channel.

### 22.5.4.3 Using the modulo feature

The modulo feature of the eDMA provides the ability to implement a circular data queue in which the size of the queue is a power of 2. MOD is a 5-bit field for the source and destination in the TCD, and it specifies which lower address bits increment from their original value after the address+offset calculation. All upper address bits remain the same as in the original value. A setting of 0 for this field disables the modulo feature.

The following table shows how the transfer addresses are specified based on the setting of the MOD field. Here a circular buffer is created where the address wraps to the original value while the 28 upper address bits (0x1234567x) retain their original value. In this example the source address is set to 0x12345670, the offset is set to 4 bytes and the MOD field is set to 4, allowing for a 2<sup>4</sup> byte (16-byte) size queue.

**Table 22-553. Modulo example**

Transfer Number	Address
1	0x12345670
2	0x12345674

*Table continues on the next page...*

Table 22-553. Modulo example (continued)

Transfer Number	Address
3	0x12345678
4	0x1234567C
5	0x12345670
6	0x12345674

## 22.5.5 Monitoring transfer descriptor status

### 22.5.5.1 Testing for minor loop completion

There are two methods to test for minor loop completion when using software initiated service requests. The first is to read the  $TCDn\_CITER$  field and test for a change. Another method may be extracted from the sequence shown below. The second method is to test the  $TCDn\_CSR[START]$  bit and the  $TCDn\_CSR[ACTIVE]$  bit. The minor-loop-complete condition is indicated by both bits reading zero after the  $TCDn\_CSR[START]$  was set. Polling the  $TCDn\_CSR[ACTIVE]$  bit may be inconclusive, because the active status may be missed if the channel execution is short in duration.

The TCD status bits execute the following sequence for a software activated channel:

Stage	TCDn_CSR bits			State
	START	ACTIVE	DONE	
1	1	0	0	Channel service request via software
2	0	1	0	Channel is executing
3a	0	0	0	Channel has completed the minor loop and is idle
3b	0	0	1	Channel has completed the major loop and is idle

The best method to test for minor-loop completion when using hardware, that is, peripheral, initiated service requests is to read the  $TCDn\_CITER$  field and test for a change. The hardware request and acknowledge handshake signals are not visible in the programmer's model.

The TCD status bits execute the following sequence for a hardware-activated channel:

## Initialization/application information

Stage	TCDn_CSR bits			State
	START	ACTIVE	DONE	
1	0	0	0	Channel service request via hardware (peripheral request asserted)
2	0	1	0	Channel is executing
3a	0	0	0	Channel has completed the minor loop and is idle
3b	0	0	1	Channel has completed the major loop and is idle

For both activation types, the major-loop-complete status is explicitly indicated via the TCDn\_CSR[DONE] bit.

The TCDn\_CSR[START] bit is cleared automatically when the channel begins execution regardless of how the channel activates.

### 22.5.5.2 Reading the transfer descriptors of active channels

The eDMA reads back the true TCDn\_SADDR, TCDn\_DADDR, and TCDn\_NBYTES values if read while a channel executes. The true values of the SADDR, DADDR, and NBYTES are the values the eDMA engine currently uses in its internal register file and not the values in the TCD local memory for that channel. The addresses, SADDR and DADDR, and NBYTES, which decrement to zero as the transfer progresses, can give an indication of the progress of the transfer. All other values are read back from the TCD local memory.

### 22.5.5.3 Checking channel preemption status

Preemption is available only when fixed arbitration is selected for both group and channel arbitration modes. A preemptive situation is one in which a preempt-enabled channel runs and a higher priority request becomes active. When the eDMA engine is not operating in fixed group, fixed channel arbitration mode, the determination of the actively running relative priority outstanding requests become undefined. Channel and/or group priorities are treated as equal, that is, constantly rotating, when Round-Robin Arbitration mode is selected.

The TCDn\_CSR[ACTIVE] bit for the preempted channel remains asserted throughout the preemption. The preempted channel is temporarily suspended while the preempting channel executes one major loop iteration. If two TCDn\_CSR[ACTIVE] bits are set simultaneously in the global TCD map, a higher priority channel is actively preempting a lower priority channel.

## 22.5.6 Channel Linking

Channel linking (or chaining) is a mechanism where one channel sets the TCD $n$ \_CSR[START] bit of another channel (or itself), therefore initiating a service request for that channel. When properly enabled, the EDMA engine automatically performs this operation at the major or minor loop completion.

The minor loop channel linking occurs at the completion of the minor loop (or one iteration of the major loop). The TCD $n$ \_CITER[E\_LINK] field determines whether a minor loop link is requested. When enabled, the channel link is made after each iteration of the major loop except for the last. When the major loop is exhausted, only the major loop channel link fields are used to determine if a channel link should be made. For example, the initial fields of:

```
TCD $n$ _CITER[E_LINK] = 1
TCD $n$ _CITER[LINKCH] = 0xC
TCD $n$ _CITER[CITER] value = 0x4
TCD $n$ _CSR[MAJOR_E_LINK] = 1
TCD $n$ _CSR[MAJOR_LINKCH] = 0x7
```

executes as:

1. Minor loop done → set TCD12\_CSR[START] bit
2. Minor loop done → set TCD12\_CSR[START] bit
3. Minor loop done → set TCD12\_CSR[START] bit
4. Minor loop done, major loop done → set TCD7\_CSR[START] bit

When minor loop linking is enabled (TCD $n$ \_CITER[E\_LINK] = 1), the TCD $n$ \_CITER[CITER] field uses a nine bit vector to form the current iteration count. When minor loop linking is disabled (TCD $n$ \_CITER[E\_LINK] = 0), the TCD $n$ \_CITER[CITER] field uses a 15-bit vector to form the current iteration count. The bits associated with the TCD $n$ \_CITER[LINKCH] field are concatenated onto the CITER value to increase the range of the CITER.

### Note

The TCD $n$ \_CITER[E\_LINK] bit and the TCD $n$ \_BITER[E\_LINK] bit must equal or a configuration error is reported. The CITER and BITER vector widths must be equal to calculate the major loop, half-way done interrupt point.

The following table summarizes how a DMA channel can link to another DMA channel, i.e, use another channel's TCD, at the end of a loop.

**Table 22-554. Channel Linking Parameters**

Desired Link Behavior	TCD Control Field Name	Description
Link at end of Minor Loop	CITER[E_LINK]	Enable channel-to-channel linking on minor loop completion (current iteration)
	CITER[LINKCH]	Link channel number when linking at end of minor loop (current iteration)
Link at end of Major Loop	CSR[MAJOR_E_LINK]	Enable channel-to-channel linking on major loop completion
	CSR[MAJOR_LINKCH]	Link channel number when linking at end of major loop

## 22.5.7 Dynamic programming

### 22.5.7.1 Dynamically changing the channel priority

The following two options are recommended for dynamically changing channel priority levels:

1. Switch to Round-Robin Channel Arbitration mode, change the channel priorities, then switch back to Fixed Arbitration mode,
2. Disable all the channels, change the channel priorities, then enable the appropriate channels.

### 22.5.7.2 Dynamic channel linking

Dynamic channel linking Dynamic channel linking is the process of setting the TCD.major.e\_link bit during channel execution. This bit is read from the TCD local memory at the end of channel execution, thus allowing the user to enable the feature during channel execution.

Because the user is allowed to change the configuration during execution, a coherency model is needed. Consider the scenario where the user attempts to execute a dynamic channel link by enabling the TCD.major.e\_link bit at the same time the eDMA engine is retiring the channel. The TCD.major.e\_link would be set in the programmer's model, but it would be unclear whether the actual link was made before the channel retired.

The following coherency model is recommended when executing a dynamic channel link request.

Step	Action
1	Write 1b to the TCD.major.e_link bit.
2	Read back the TCD.major.e_link bit.
3	Test the TCD.major.e_link request status: <ul style="list-style-type: none"> <li>• If TCD.major.e_link = 1b, the dynamic link attempt was successful.</li> <li>• If TCD.major.e_link = 0b, the attempted dynamic link did not succeed (the channel was already retiring).</li> </ul>

For this request, the TCD local memory controller forces the TCD.major.e\_link bit to zero on any writes to a channel's TCD.word7 after that channel's TCD.done bit is set, indicating the major loop is complete.

### NOTE

The user must clear the TCD.done bit before writing the TCD.major.e\_link bit. The TCD.done bit is cleared automatically by the eDMA engine after a channel begins execution.

### 22.5.7.3 Dynamic scatter/gather

Dynamic scatter/gather is the process of setting the TCD.e\_sg bit during channel execution. This bit is read from the TCD local memory at the end of channel execution, thus allowing the user to enable the feature during channel execution.

Because the user is allowed to change the configuration during execution, a coherency model is needed. Consider the scenario where the user attempts to execute a dynamic scatter/gather operation by enabling the TCD.e\_sg bit at the same time the eDMA engine is retiring the channel. The TCD.e\_sg would be set in the programmer's model, but it would be unclear whether the actual scatter/gather request was honored before the channel retired.

Two methods for this coherency model are shown in the following subsections. Method 1 has the advantage of reading the major.linkch field and the e\_sg bit with a single read. For both dynamic channel linking and scatter/gather requests, the TCD local memory controller forces the TCD.major.e\_link and TCD.e\_sg bits to zero on any writes to a channel's TCD.word7 if that channel's TCD.done bit is set indicating the major loop is complete.

### NOTE

The user must clear the TCD.done bit before writing the TCD.major.e\_link or TCD.e\_sg bits. The TCD.done bit is

cleared automatically by the eDMA engine after a channel begins execution.

### 22.5.7.3.1 Method 1 (channel not using major loop channel linking)

For a channel not using major loop channel linking, the coherency model described here may be used for a dynamic scatter/gather request.

When the TCD.major.e\_link bit is zero, the TCD.major.linkch field is not used by the eDMA. In this case, the TCD.major.linkch bits may be used for other purposes. This method uses the TCD.major.linkch field as a TCD identification (ID).

1. When the descriptors are built, write a unique TCD ID in the TCD.major.linkch field for each TCD associated with a channel using dynamic scatter/gather.
2. Write 1b to the TCD.d\_req bit.

Should a dynamic scatter/gather attempt fail, setting the d\_req bit will prevent a future hardware activation of this channel. This stops the channel from executing with a destination address (daddr) that was calculated using a scatter/gather address (written in the next step) instead of a dlast final offset value.

3. Write the TCD.dlast\_sga field with the scatter/gather address.
4. Write 1b to the TCD.e\_sg bit.
5. Read back the 16 bit TCD control/status field.
6. Test the TCD.e\_sg request status and TCD.major.linkch value:

If e\_sg = 1b, the dynamic link attempt was successful.

If e\_sg = 0b and the major.linkch (ID) did not change, the attempted dynamic link did not succeed (the channel was already retiring).

If e\_sg = 0b and the major.linkch (ID) changed, the dynamic link attempt was successful (the new TCD's e\_sg value cleared the e\_sg bit).

### 22.5.7.3.2 Method 2 (channel using major loop channel linking)

For a channel using major loop channel linking, the coherency model described here may be used for a dynamic scatter/gather request. This method uses the TCD.dlast\_sga field as a TCD identification (ID).

1. Write 1b to the TCD.d\_req bit.

Should a dynamic scatter/gather attempt fail, setting the d\_req bit will prevent a future hardware activation of this channel. This stops the channel from executing with a destination address (daddr) that was calculated using a scatter/gather address (written in the next step) instead of a dlast final offset value.

2. Write the TCD.dlast\_sga field with the scatter/gather address.
3. Write 1b to the TCD.e\_sg bit.
4. Read back the TCD.e\_sg bit.
5. Test the TCD.e\_sg request status:

If e\_sg = 1b, the dynamic link attempt was successful.

If e\_sg = 0b, read the 32 bit TCD dlast\_sga field.

If e\_sg = 0b and the dlast\_sga did not change, the attempted dynamic link did not succeed (the channel was already retiring).

If e\_sg = 0b and the dlast\_sga changed, the dynamic link attempt was successful (the new TCD's e\_sg value cleared the e\_sg bit).



# Chapter 23

## External Watchdog Monitor (EWM)

### 23.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The watchdog is generally used to monitor the flow and execution of embedded software within an MCU. The watchdog consists of a counter that if allowed to overflow, forces an internal reset (asynchronous) to all on-chip peripherals and optionally assert the  $\overline{\text{RESET}}$  pin to reset external devices/circuits. The overflow of the watchdog counter must not occur if the software code works well and services the watchdog to re-start the actual counter.

For safety, a redundant watchdog system, External Watchdog Monitor (EWM), is designed to monitor external circuits, as well as the MCU software flow. This provides a back-up mechanism to the internal watchdog that resets the MCU's CPU and peripherals.

The EWM differs from the internal watchdog in that it does not reset the MCU's CPU and peripherals. The EWM if allowed to time-out, provides an independent  $\overline{\text{EWM\_out}}$  pin that when asserted resets or places an external circuit into a safe mode. The CPU resets the EWM counter that is logically ANDed with an external digital input pin. This pin allows an external circuit to influence the  $\text{reset\_out}$  signal.

#### 23.1.1 Features

Features of EWM module include:

- Independent LPO clock source
- Programmable time-out period specified in terms of number of EWM LPO clock cycles.

- Windowed refresh option
  - Provides robust check that program flow is faster than expected.
  - Programmable window.
  - Refresh outside window leads to assertion of  $\overline{\text{EWM\_out}}$ .
- Robust refresh mechanism
  - Write values of 0xB4 and 0x2C to EWM Refresh Register within 15 (*EWM\_service\_time*) peripheral bus clock cycles.
- One output port,  $\overline{\text{EWM\_out}}$ , when asserted is used to reset or place the external circuit into safe mode.
- One Input port, *EWM\_in*, allows an external circuit to control the  $\overline{\text{EWM\_out}}$  signal.

### 23.1.2 Modes of Operation

This section describes the module's operating modes.

#### 23.1.2.1 Stop Mode

When the EWM is in stop mode, the CPU services to the EWM cannot occur. On entry to stop mode, the EWM's counter freezes.

There are two possible ways to exit from Stop mode:

- On exit from stop mode through a reset, the EWM remains disabled.
- On exit from stop mode by an interrupt, the EWM is re-enabled, and the counter continues to be clocked from the same value prior to entry to stop mode.

Note the following if the EWM enters the stop mode during CPU service mechanism: At the exit from stop mode by an interrupt, refresh mechanism state machine starts from the previous state which means, if first service command is written correctly and EWM enters the stop mode immediately, the next command has to be written within the next 15 (*EWM\_service\_time*) peripheral bus clocks after exiting from stop mode. User must mask all interrupts prior to executing EWM service instructions.

### 23.1.2.2 Wait Mode

The EWM module treats the stop and wait modes as the same. EWM functionality remains the same in both of these modes.


### 23.1.2.3 Debug Mode

Entry to debug mode has no effect on the EWM.

- If the EWM is enabled prior to entry of debug mode, it remains enabled.
- If the EWM is disabled prior to entry of debug mode, it remains disabled.

## 23.1.3 Block Diagram

This figure shows the EWM block diagram.



<sup>1</sup> Compare High > Counter > Compare Low

Figure 23-1. EWM Block Diagram

## 23.2 EWM Signal Descriptions

The EWM has two external signals, as shown in the following table.

**Table 23-1. EWM Signal Descriptions**

Signal	Description	I/O
EWM_in	EWM input for safety status of external safety circuits. The polarity of EWM_in is programmable using the EWM_CTRL[ASSIN] bit. The default polarity is active-low.	I
EWM_out	EWM reset out signal	O

## 23.3 Memory Map/Register Definition

This section contains the module memory map and registers.

### EWM memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_1000	Control Register (EWM_CTRL)	8	R/W	00h	<a href="#">23.3.1/602</a>
4006_1001	Service Register (EWM_SERV)	8	W (always reads zero)	00h	<a href="#">23.3.2/603</a>
4006_1002	Compare Low Register (EWM_CMPL)	8	R/W	00h	<a href="#">23.3.3/604</a>
4006_1003	Compare High Register (EWM_CMPH)	8	R/W	FFh	<a href="#">23.3.4/604</a>

### 23.3.1 Control Register (EWM\_CTRL)

The CTRL register is cleared by any reset.

#### NOTE

INEN, ASSIN and EWMEN bits can be written once after a CPU reset. Modifying these bits more than once, generates a bus transfer error.

Address: EWM\_CTRL is 4006\_1000h base + 0h offset = 4006\_1000h

Bit	7	6	5	4	3	2	1	0
Read	0				INTEN	INEN	ASSIN	EWMMEN
Write	0				0	0	0	0
Reset	0	0	0	0	0	0	0	0

### EWM\_CTRL field descriptions

Field	Description
7–4 Reserved	This read-only field is reserved and always has the value zero.
3 INTEN	Interrupt Enable. This bit when set and $\overline{\text{EWM\_out}}$ is asserted, an interrupt request is generated. To de-assert interrupt request, user should clear this bit by writing 0.
2 INEN	Input Enable. This bit when set, enables the EWM_in port.
1 ASSIN	EWM_in's Assertion State Select. Default assert state of the EWM_in signal is logic zero. Setting ASSIN bit inverts the assert state to a logic one.
0 EWMMEN	EWM enable. This bit when set, enables the EWM module. This resets the EWM counter to zero and deasserts the $\overline{\text{EWM\_out}}$ signal. Clearing EWMMEN bit disables the EWM, and therefore it cannot be enabled until a reset occurs, due to the write-once nature of this bit.

### 23.3.2 Service Register (EWM\_SERV)

The SERV register provides the interface from the CPU to the EWM module. It is write-only and reads of this register return zero.

Address: EWM\_SERV is 4006\_1000h base + 1h offset = 4006\_1001h

Bit	7	6	5	4	3	2	1	0
Read	0							
Write	SERVICE							
Reset	0	0	0	0	0	0	0	0

### EWM\_SERV field descriptions

Field	Description
7–0 SERVICE	The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C. The EWM service is illegal if either of the following conditions is true.

**EWM\_SERV field descriptions (continued)**

Field	Description
	<ul style="list-style-type: none"> <li>The first or second data byte is not written correctly.</li> <li>The second data byte is not written within a fixed number of peripheral bus cycles of the first data byte. This fixed number of cycles is called <i>EWM_service_time</i>.</li> </ul>

**23.3.3 Compare Low Register (EWM\_CMPL)**

The CMPL register is reset to zero after a CPU reset. This provides no minimum time for the CPU to service the EWM counter.

**NOTE**

This register can be written only once after a CPU reset. Writing this register more than once generates a bus transfer error.

Address: EWM\_CMPL is 4006\_1000h base + 2h offset = 4006\_1002h

Bit	7	6	5	4	3	2	1	0
Read	COMPAREL							
Write								
Reset	0	0	0	0	0	0	0	0

**EWM\_CMPL field descriptions**

Field	Description
7–0 COMPAREL	To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum service time is required.

**23.3.4 Compare High Register (EWM\_CMPH)**

The CMPH register is reset to 0xFF after a CPU reset. This provides a maximum of 256 clocks time, for the CPU to service the EWM counter.


**NOTE**

This register can be written only once after a CPU reset. Writing this register more than once generates a bus transfer error.

**NOTE**

The valid values for CMPH are up to 0xFE because the EWM counter never expires when CMPH = 0xFF. The expiration happens only if EWM counter is greater than CMPH.

Address: EWM\_CMPH is 4006\_1000h base + 3h offset = 4006\_1003h



**EWM\_CMPH field descriptions**

Field	Description
7-0 COMPAREH	To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum service time is required.

## 23.4 Functional Description

The following sections describe functional details of the EWM module.

### 23.4.1 The $\overline{\text{EWM\_out}}$ Signal

The  $\overline{\text{EWM\_out}}$  is a digital output signal used to gate an external circuit (application specific) that controls critical safety functions. For example, the  $\overline{\text{EWM\_out}}$  could be connected to the high voltage transistors circuits that control an AC motor in a large appliance.

The  $\overline{\text{EWM\_out}}$  signal remains deasserted when the EWM is being regularly serviced by the CPU within the programmable service window, indicating that the application code is executed as expected.

The  $\overline{\text{EWM\_out}}$  signal is asserted in any of the following conditions:

- Servicing the EWM when the counter value is less than CMPL value.
- If the EWM counter value reaches the CMPH value, and no EWM service has occurred.
- Servicing the EWM when the counter value is more than CMPL and less than CMPH values and EWM\_in signal is asserted.
- After any reset (by the virtue of the external pull-down mechanism on the  $\overline{\text{EWM\_out}}$  pin)

On a normal reset, the  $\overline{\text{EWM\_out}}$  is asserted. To deassert the  $\overline{\text{EWM\_out}}$ , set EWMEN bit in the CTRL register to enable the EWM.

## Functional Description

If the  $\overline{\text{EWM\_out}}$  signal shares its pad with a digital I/O pin, on reset this actual pad defers to being an input signal. It takes the  $\overline{\text{EWM\_out}}$  output condition only after you enable the EWM by the EW MEN bit in the CTRL register.

When the  $\overline{\text{EWM\_out}}$  pin is asserted, it can only be deasserted by forcing a MCU reset.

### Note

$\overline{\text{EWM\_out}}$  pad must be in pull down state when EWM functionality is used and when EWM is under Reset.

## 23.4.2 The EWM\_in Signal

The  $\overline{\text{EWM\_in}}$  is a digital input signal that allows an external circuit to control the  $\overline{\text{EWM\_out}}$  signal. For example, in the application, an external circuit monitors a critical safety function, and if there is fault with this circuit's behavior, it can then actively initiate the  $\overline{\text{EWM\_out}}$  signal that controls the gating circuit.

The  $\overline{\text{EWM\_in}}$  signal is ignored if the EWM is disabled, or if INEN bit of CTRL register is cleared, as after any reset.

On enabling the EWM (setting the CTRL[EW MEN] bit) and enabling  $\overline{\text{EWM\_in}}$  functionality (setting the CTRL[INEN] bit), the  $\overline{\text{EWM\_in}}$  signal must be in the deasserted state prior to the CPU servicing the  $\overline{\text{EWM}}$ . This ensures that the  $\overline{\text{EWM\_out}}$  stays in the deasserted state; otherwise, the  $\overline{\text{EWM\_out}}$  pin is asserted.

### Note

You must update the CMPH and CMPL registers prior to enabling the EWM. After enabling the EWM, the counter resets to zero, therefore providing a reasonable time after a power-on reset for the external monitoring circuit to stabilize and ensure that the  $\overline{\text{EWM\_in}}$  pin is deasserted.

## 23.4.3 EWM Counter

It is an 8-bit ripple counter fed from a clock source that is independent of the peripheral bus clock source. As the preferred time-out is between 1 ms and 100 ms the actual clock source should be in the kHz range.

The counter is reset to zero, after a CPU reset, or a EWM refresh cycle. The counter value is not accessible to the CPU.

### 23.4.4 EWM Compare Registers

The compare registers CMPL and CMPH are write-once after a CPU reset and cannot be modified until another CPU reset occurs.

The EWM compare registers are used to create a service window, which is used by the CPU to service/refresh the EWM module.

- If the CPU services the EWM when the counter value lies between CMPL value and CMPH value, the counter is reset to zero. This is a legal service operation.
- If the CPU executes a EWM service/refresh action outside the legal service window,  $\overline{\text{EWM\_out}}$  is asserted.

It is illegal to program CMPL and CMPH with same value. In this case, as soon as counter reaches (CMPL + 1),  $\overline{\text{EWM\_out}}$  is asserted.

### 23.4.5 EWM Refresh Mechanism

Other than the initial configuration of the EWM, the CPU can only access the EWM by the EWM Service Register. The CPU must access the EWM service register with correct write of unique data within the windowed time frame as determined by the CMPL and CMPH registers. Therefore, three possible conditions can occur:

**Table 23-7. EWM Refresh Mechanisms**

Condition	Mechanism
A unique EWM service occurs when $\text{CMPL} < \text{Counter} < \text{CMPH}$ .	The software behaves as expected and the counter of the EWM is reset to zero, and $\overline{\text{EWM\_out}}$ pin remains in the deasserted state. <b>Note:</b> $\overline{\text{EWM\_in}}$ pin is also assumed to be in the deasserted state.
A unique EWM service occurs when $\text{Counter} < \text{CMPL}$	The software services the EWM and therefore resets the counter to zero and asserts the $\overline{\text{EWM\_out}}$ pin (irrespective of the $\overline{\text{EWM\_in}}$ pin). The $\overline{\text{EWM\_out}}$ pin is expected to gate critical safety circuits.
Counter value reaches CMPH prior to a unique EWM service	The counter value reaches the CMPH value and no service of the EWM resets the counter to zero and assert the $\overline{\text{EWM\_out}}$ pin (irrespective of the $\overline{\text{EWM\_in}}$ pin). The $\overline{\text{EWM\_out}}$ pin is expected to gate critical safety circuits.

Any illegal service on EWM has no effect on  $\overline{\text{EWM\_out}}$ .

## 23.4.6 EWM Interrupt

When  $\overline{\text{EWM\_out}}$  is asserted, an interrupt request is generated to indicate the assertion of the EWM reset out signal. This interrupt is enabled when  $\text{CTRL}[\text{INTEN}]$  is set. Clearing this bit clears the interrupt request but does not affect  $\overline{\text{EWM\_out}}$ . The  $\overline{\text{EWM\_out}}$  signal can be deasserted only by forcing a system reset.

# Chapter 24

## Watchdog Timer (WDOG)

### 24.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The Watchdog Timer (WDOG) keeps a watch on the system functioning and resets it in case of its failure. Some reasons for such failures are: run-away software code and the stoppage of the system clock that in a safety critical system can lead to serious consequences. In such cases, the watchdog brings the system into a safe state of operation. The watchdog monitors the operation of the system by expecting periodic communication from the software, generally known as servicing or refreshing the watchdog. If this periodic refreshing does not occur, the watchdog resets the system.

### 24.2 Features

The features of the Watchdog Timer (WDOG) include:

- Independent clock source input (independent from CPU/bus clock). Choice between two clock sources:
  - LPO Oscillator
  - External system clock
- Unlock sequence for allowing updates to write-once WDOG control/configuration bits.
- All WDOG control/configuration bits are writable once only within 256 bus clock cycles of being unlocked.

## Features

- You need to always update these bits after unlocking within 256 bus clock cycles. Failure to update these bits, resets the system.
- Programmable time-out period specified in terms of number of WDOG clock cycles.
- Ability to test WDOG timer and reset with a flag indicating watchdog test.
  - Quick test—Small time-out value programmed for quick test.
  - Byte test—Individual bytes of timer tested one at a time.
  - Read-only access to the WDOG timer—Allows dynamic check that WDOG timer is operational.

### NOTE

Reading the watchdog timer counter while running the watchdog on the bus clock might not give the accurate counter value.

- Windowed refresh option
  - Provides robust check that program flow is faster than expected.
  - Programmable window.
  - Refresh outside window leads to reset.
- Robust refresh mechanism
  - Write values of 0xA602 and 0xB480 to WDOG Refresh Register within 20 bus clock cycles.
- Count of WDOG resets as they occur.
- Configurable interrupt on time-out to provide debug breadcrumbs. This is followed by a reset after 256 bus clock cycles.

## 24.3 Functional Overview




Figure 24-1. WDOG Operation

The preceding figure shows the operation of the watchdog. The values for N and K are:

- N = 256
- K = 20

The watchdog is a fail safe mechanism that brings the system into a known initial state in case of its failure due to CPU clock stopping or a run away condition in code execution. In its simplest form, the watchdog timer runs continuously off a clock source and expects

to be serviced periodically, failing which it resets the system. This ensures that the software is executing correctly and has not run away in an unintended direction. Software can adjust the period of servicing or the time-out value for the watchdog timer to meet the needs of the application.

You can select a windowed mode of operation that expects the servicing to be done only in a particular window of the time-out period. An attempted servicing of the watchdog outside this window results in a reset. By operating in this mode, you can get an indication of whether the code is running faster than expected. The window length is also user programmable.

If a system fails to update/refresh the watchdog due to an unknown and persistent cause, it will be caught in an endless cycle of resets from the watchdog. To analyze the cause of such conditions, you can program the watchdog to first issue an interrupt, followed a little later by a reset. In the interrupt service routine, the software can analyze the system stack to aid debugging.

To enhance the independence of watchdog from the system, it runs off an independent LPO oscillator clock. You can also switch over to an alternate clock source if required, through a control register bit.

### **24.3.1 Unlocking and Updating the Watchdog**

You can unlock the write-once-only control and configuration registers for updating them. As a pre-condition, the `ALLOW_UPDATE` bit in the watchdog control register must be set. The actual unlock is accomplished by writing `0xC520` followed by `0xD928` within 20 bus clock cycles to a specific unlock register (`WDOG_UNLOCK`). This opens up an update window equal in length to the watchdog configuration time (`WCT`) within which you can update the configuration and control register bits. You can not update registers on the bus clock cycle immediately following the write of the unlock sequence, but one cycle later. These register bits can be modified only once after unlocking.

If none of the configuration and control registers is updated within the update window, the watchdog issues a reset (or interrupt-then-reset) to the system. Trying to unlock the watchdog within the `WCT` time after an initial unlock, has no effect. During the update operation, the watchdog timer is not paused and keeps running in the background. After the update window closes, the watchdog timer restarts and the watchdog functions as per the new configuration.

The update feature is useful for applications that have an initial, non-safety critical part, where the watchdog is kept disabled or with a conveniently long time-out period. This means the application coder does not have to bother with frequently servicing the watchdog. After the critical part of the application begins, the watchdog can be reconfigured as per need.

The watchdog issues a reset (or interrupt-then-reset if enabled) to the system for any of these invalid unlock sequences:

- You write any value other than 0xC520 or 0xD928 to the unlock register.
- ALLOW\_UPDATE is set and you allow a gap of more than 20 bus clock cycles between the writing of the unlock sequence values.

Also, an attempted refresh operation between the two writes of the unlock sequence and in the WCT time following a successful unlock, goes undetected. Also, see [Watchdog Operation with 8-bit access](#) for guidelines related to 8-bit accesses to the unlock register.

### Note

A context switch during unlocking and refreshing may lead to a watchdog reset.

## 24.3.2 The Watchdog Configuration Time (WCT)

To prevent unintended modification of the watchdog's control and configuration register bits, you are allowed to update them only within a period of 256 bus clock cycles after unlocking. This window period is known as the watchdog configuration time (WCT). In addition, these register bits can be modified only once after unlocking them for editing (even after reset).

You must unlock the registers within WCT time after system reset, failing which the WDOG issues a reset to the system. To be more precise, you must write at least the first word of the unlocking sequence within the WCT time after reset. Once this is done, you get a further 20 bus clock cycles (the maximum allowed gap between the words of the unlock sequence) to complete the unlocking operation. Thereafter, to make sure that you do not forget to configure the watchdog, the watchdog issues a reset if none of the WDOG control and configuration registers is updated in the WCT time after unlock. After the close of this window or after the first write, these register bits are locked out from any further changes.

The watchdog timer keeps running as per its default configuration through unlocking and update operations that can extend up to a maximum total of  $2 \times \text{WCT time} + 20$  bus clock cycles. Therefore, it must be ensured that the time-out value for the watchdog is always greater than  $2 \times \text{WCT time} + 20$  bus clock cycles.

Updates in the write–once registers take effect only after the WCT window closes with the following exceptions for which changes take effect immediately:

- the stop, wait, and debug mode enable bits
- the IRQ\_RST\_EN bit

The operations of refreshing the watchdog goes undetected during the WCT.

### **24.3.3 Refreshing the Watchdog**

A robust refreshing mechanism has been chosen for the watchdog. A valid refresh is a write of 0xA602 followed by 0xB480 within 20 bus clock cycles to watchdog refresh register. If these two values are written more than 20 bus cycles apart or if something other than these two values is written to the register, a watchdog reset (or interrupt-then-reset if enabled) is issued to the system. A valid refresh makes the watchdog timer restart on the next bus clock. Also, an attempted unlock operation, in between the two writes of the refresh sequence goes undetected. See [Watchdog Operation with 8-bit access](#) for guidelines related to 8-bit accesses to the refresh register.

### **24.3.4 Windowed Mode of Operation**

In this mode of operation a restriction is placed on the point in time within the time-out period at which the watchdog can be refreshed. The refresh is considered valid only when the watchdog timer increments beyond a certain count as specified by the watchdog window register. This is known as refreshing the watchdog within a window of the total time-out period. If a refresh is attempted before the timer reaches the window value, the watchdog generates a reset (or interrupt-then-reset if enabled). Of course, if there is no refresh at all, the watchdog times out and generates a reset or interrupt-then-reset if enabled.

### **24.3.5 Watchdog Disabled Mode of Operation**

When the watchdog is disabled through the WDOG\_EN bit in the watchdog status and control register, the watchdog timer is reset to zero and is disabled from counting until you enable it or it is again enabled by the system reset. In this mode the watchdog timer cannot be refreshed (there is no requirement to do so while the timer is disabled). However, the watchdog still generates a reset (or interrupt-then-reset if enabled) on a

non-time-out exception (see [Generated Resets and Interrupts](#)). You need to unlock the watchdog before enabling it. A system reset brings the watchdog out of the disabled mode.

### 24.3.6 Low Power Modes of Operation

- In Wait mode, if the WDOG is enabled ( $WAIT\_EN = 1$ ), it can run on bus clock or low power oscillator clock ( $CLK\_SRC = x$ ) to generate interrupt ( $IRQ\_RST\_EN=1$ ) followed by a reset on time-out. After reset the WDOG reset counter increments by one.
- In Stop mode where the bus clock is gated, the WDOG can run only on low power oscillator clock ( $CLK\_SRC=0$ ) if it is enabled in stop ( $STOP\_EN=1$ ). In this case, the WDOG runs to time-out twice, and then generates a reset from its backup circuitry. Therefore, if you program the watchdog to time-out after 100 ms and then enter such a stop mode, the reset will occur after 200 ms. Also, in this case no interrupt will be generated irrespective of the value of  $IRQ\_RST\_EN$  bit. After WDOG reset, the WDOG reset counter will also not increment.
- In Power-down mode, the watchdog is powered off.

### 24.3.7 Debug Modes of Operation

You can program the watchdog to disable in debug modes (through  $DBG\_EN$  bit in the watchdog control register). This results in the watchdog timer pausing for the duration of the mode. Register read/writes are still allowed, which means that operations like: refresh, unlock etc. are allowed. On exit from the mode, the timer resumes its operation from the point of pausing.

The entry of the system into the debug mode does not excuse it from compulsorily configuring the watchdog in the WCT time after unlock (unless the system bus clock is gated off, in which case the internal state machine pauses too). Failing to do so still results in a reset (or interrupt-then-reset, if enabled) to the system. Also, all the exception conditions that result in a reset to the system (see [Generated Resets and Interrupts](#)) are still valid in this mode. So, if an exception condition occurs and the system bus clock is on, a reset occurs (or interrupt-then-reset, if enabled).

The entry into Debug mode within WCT time after reset is treated differently. The WDOG timer is kept reset to zero and there is no need to unlock and configure it within WCT time. You must not try to refresh or unlock the WDOG in this state or unknown behavior may result. Upon exit from this mode, the WDOG timer restarts and the WDOG has to be unlocked and configured within WCT time.

## 24.4 Testing the Watchdog

For IEC 60730 and other safety standards, the expectation is that anything that monitors a safety function must be tested and this test is required to be fault tolerant. To test the watchdog, its main timer and its associated compare and reset logic must be tested. Towards this end, two tests are implemented for the watchdog that are described in [Quick Test](#) and [Byte Test](#). While there is a control bit provided to put the watchdog into the test mode (functional), there is an overriding test-disable control bit which once set, disables the test mode permanently until reset.

For running a particular test, first select that test. Thereafter, set a certain test mode bit to put the watchdog in the functional test mode. Setting this bit automatically switches the watchdog timer to a fast clock source. The switching of the clock source is done to achieve a faster time-out and hence a faster test. In a successful test, the timer times out after reaching the programmed time-out value and generates a system reset.

### Note


After emerging from a reset due to a watchdog test, you must follow the mandatory steps of unlocking and configuring the watchdog. The refresh and unlock operations and interrupt are not automatically disabled in the test mode.

### 24.4.1 Quick Test

In this test the time-out value of watchdog timer is programmed to a very low value to achieve quick time-out. The only difference between the quick test and the normal mode of functioning of the watchdog is that the test mode bit is set for the quick test. This allows quick test of the watchdog reset mechanism.

## 24.4.2 Byte Test

The byte test implements more thorough a test of the watchdog timer. In this test, the timer is split up into its constituent byte-wide stages that are run independently and tested for time-out against the corresponding byte of the time-out value register. The following figure explains the splitting concept:



**Figure 24-2. Watchdog Timer Byte Splitting**

Each stage is an 8-bit synchronous counter followed by combinational logic that generates an overflow signal. The overflow signal acts as an enable to the  $N + 1$ th stage.

In the test mode, when an individual byte,  $N$ , is tested, byte  $N - 1$  is loaded forcefully with  $0xFF$ , and both these bytes are allowed to run off the clock source. By doing so the overflow signal from stage  $N - 1$  is generated immediately, enabling counter stage  $N$ . The  $N$ th stage runs and compares with the  $N$ th byte of the time-out value register. In this way, the byte  $N$  is also tested along with the link between it and the preceding stage. No other stages,  $N - 2$ ,  $N - 3...$  and  $N + 1$ ,  $N + 2...$  are enabled for the test on byte  $N$ . These disabled stages (except the most significant stage of the counter) are loaded with a value of  $0xFF$ .

These two testing schemes achieve the overall aim of testing the counter functioning and the compare and reset logic.

## Note

Do not enable the watchdog interrupt during these tests. If required, you must ensure that the effective time-out value is greater than WCT time. See [Generated Resets and Interrupts](#) for more details.

## 24.5 Backup Reset Generator

The backup reset generator generates the final reset which goes out to the system. It has a backup mechanism which takes care that in case the bus clock stops and prevents the main state machine from generating a reset exception/interrupt, the watchdog timer's time-out is separately routed out as a reset to the system. Two successive timer time-outs without an intervening system reset result in the backup reset generator routing out the time-out signal as a reset to the system.

## 24.6 Generated Resets and Interrupts

The watchdog generates a reset on the following events (referred to as exceptions at some places in this document):

- A watchdog time-out.
- Failure to unlock the watchdog within WCT time after system reset deassertion.
- No update of the control and configuration registers within the WCT window after unlocking. At least one of the following registers must be written to within the WCT window to avoid reset:
  - WDOG\_ST\_CTRL\_H, WDOG\_ST\_CTRL\_L
  - WDOG\_TO\_VAL\_H, WDOG\_TO\_VAL\_L
  - WDOG\_WIN\_H, WDOG\_WIN\_L
  - WDOG\_PRESCALER
- A value other than the unlock sequence or the refresh sequence is written to the unlock and/or refresh registers, respectively.

- A gap of more than 20 bus cycles exists between the writes of two values of the unlock sequence.
- A gap of more than 20 bus cycles exists between the writes of two values of the refresh sequence.

The watchdog can also generate an interrupt. If `IRQ_RST_EN` is set, then on the above mentioned events `WDOG_ST_CTRL_L[INT_FLG]` is set, generating an interrupt. A watchdog reset is also generated WCT time later to ensure the watchdog is fault tolerant. The interrupt can be cleared by writing 1 to `INT_FLG`.

The gap of WCT time between interrupt and reset means that the WDOG time-out value must be greater than WCT. Otherwise, if the interrupt was generated due to a time-out, a second consecutive time-out will occur in that WCT gap. This will trigger the backup reset generator to generate a reset to the system, prematurely ending the interrupt service routine execution. Also, the jobs like counting the number of watchdog resets would not be done.

## 24.7 Memory Map and Register Definition

This section consists of the memory map and register descriptions.

**WDOG memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4005_2000	Watchdog Status and Control Register High (WDOG_STCTRLH)	16	R/W	01D3h	<a href="#">24.7.1/620</a>
4005_2002	Watchdog Status and Control Register Low (WDOG_STCTRL)	16	R/W	0001h	<a href="#">24.7.2/622</a>
4005_2004	Watchdog Time-out Value Register High (WDOG_TOVALH)	16	R/W	004Ch	<a href="#">24.7.3/622</a>
4005_2006	Watchdog Time-out Value Register Low (WDOG_TOVALL)	16	R/W	4B4Ch	<a href="#">24.7.4/623</a>
4005_2008	Watchdog Window Register High (WDOG_WINH)	16	R/W	0000h	<a href="#">24.7.5/623</a>
4005_200A	Watchdog Window Register Low (WDOG_WINL)	16	R/W	0010h	<a href="#">24.7.6/624</a>
4005_200C	Watchdog Refresh Register (WDOG_REFRESH)	16	R/W	B480h	<a href="#">24.7.7/624</a>

*Table continues on the next page...*

**WDOG memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4005_200E	Watchdog Unlock Register (WDOG_UNLOCK)	16	R/W	D928h	24.7.8/ 625
4005_2010	Watchdog Timer Output Register High (WDOG_TMROUTH)	16	R/W	0000h	24.7.9/ 625
4005_2012	Watchdog Timer Output Register Low (WDOG_TMROUTL)	16	R/W	0000h	24.7.10/ 626
4005_2014	Watchdog Reset Count Register (WDOG_RSTCNT)	16	R/W	0000h	24.7.11/ 626
4005_2016	Watchdog Prescaler Register (WDOG_PRESC)	16	R/W	0400h	24.7.12/ 627

**24.7.1 Watchdog Status and Control Register High (WDOG\_STCTRLH)**

Address: WDOG\_STCTRLH is 4005\_2000h base + 0h offset = 4005\_2000h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0	DISTESTWDOG	BYTESEL[1:0]	TESTSEL	TESTWDOG	0	Reserved	WAITEN	STOPEN	DBGEN	ALLOWUPDATE	WINEN	IFQRSTEN	CLKSRC	WDOGEN	
Write																
Reset	0	0	0	0	0	0	0	1	1	1	0	1	0	0	1	1

**WDOG\_STCTRLH field descriptions**

Field	Description
15 Reserved	This read-only field is reserved and always has the value zero.
14 DISTESTWDOG	Allows the WDOG’s functional test mode to be disabled permanently. Once set, it can only be cleared by a reset. It cannot be unlocked for editing once it is set.  0 WDOG functional test mode is not disabled. 1 WDOG functional test mode is disabled permanently until reset.
13–12 BYTESEL[1:0]	This 2-bit field select the byte to be tested when the watchdog is in the byte test mode.  00 Byte 0 selected 01 Byte 1 selected 10 Byte 2 selected 11 Byte 3 selected
11 TESTSEL	Selects the test to be run on the watchdog timer. Effective only if TESTWDOG is set.


Table continues on the next page...

## WDOG\_STCTRLH field descriptions (continued)

Field	Description
	<p>0 Quick test. The timer runs in normal operation. You can load a small time-out value to do a quick test.</p> <p>1 Byte test. Puts the timer in the byte test mode where individual bytes of the timer are enabled for operation and are compared for time-out against the corresponding byte of the programmed time-out value. Select the byte through BYTESEL[1:0] for testing.</p>
10 TESTWDOG	Puts the watchdog in the functional test mode. In this mode the watchdog timer and the associated compare and reset generation logic is tested for correct operation. The clock for the timer is switched from the main watchdog clock to the fast clock input for watchdog functional test. The TESTSEL bit selects the test to be run.
9 Reserved	This read-only field is reserved and always has the value zero.
8 Reserved	This field is reserved.
7 WAITEN	Enables or disables WDOG in wait mode. <p>0 WDOG is disabled in CPU wait mode.</p> <p>1 WDOG is enabled in CPU wait mode.</p>
6 STOPEN	Enables or disables WDOG in stop mode. <p>0 WDOG is disabled in CPU stop mode.</p> <p>1 WDOG is enabled in CPU stop mode.</p>
5 DBGEN	Enables or disables WDOG in Debug mode. <p>0 WDOG is disabled in CPU Debug mode.</p> <p>1 WDOG is enabled in CPU Debug mode.</p>
4 ALLOWUPDATE	Enables updates to watchdog write once registers, after initial configuration window (WCT) closes, through unlock sequence. <p>0 No further updates allowed to WDOG write once registers.</p> <p>1 WDOG write once registers can be unlocked for updating.</p>
3 WINEN	Enable windowing mode. <p>0 Windowing mode is disabled.</p> <p>1 Windowing mode is enabled.</p>
2 IRQRSTEN	Used to enable the debug breadcrumbs feature. A change in this bit is updated immediately, as opposed to updating after WCT. <p>0 WDOG time-out generates reset only.</p> <p>1 WDOG time-out initially generates an interrupt. After WCT time, it generates a reset.</p>
1 CLKSRC	Selects clock source for the WDOG timer and other internal timing operations. <p>0 Dedicated clock source selected as WDOG clock (LPO Oscillator).</p> <p>1 WDOG clock sourced from alternate clock source.</p>
0 WDOGEN	Enables or disables the WDOG's operation. In the disabled state, the watchdog timer is kept in the reset state, but the other exception conditions can still trigger a reset/interrupt. A change in the value of this bit must be held for more than one WDOG_CLK cycle for the WDOG to be enabled or disabled. <p>0 WDOG is disabled.</p> <p>1 WDOG is enabled.</p>

### 24.7.2 Watchdog Status and Control Register Low (WDOG\_STCTRL)

Address: WDOG\_STCTRL is 4005\_2000h base + 2h offset = 4005\_2002h




#### WDOG\_STCTRL field descriptions

Field	Description
15 INTFLG	Interrupt flag. It is set when an exception occurs. IRQRSTEN = 1 is a precondition to set this flag. INTFLG = 1 results in an interrupt being issued followed by a reset, WCT time later. The interrupt can be cleared by writing 1 to this bit. It also gets cleared on a system reset.
14–0 Reserved	This field is reserved.  <b>NOTE:</b> Do not modify this bitfield value.

### 24.7.3 Watchdog Time-out Value Register High (WDOG\_TOVALH)

Address: WDOG\_TOVALH is 4005\_2000h base + 4h offset = 4005\_2004h



#### WDOG\_TOVALH field descriptions

Field	Description
15–0 TOVALHIGH	Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer. It is defined in terms of cycles of the watchdog clock.

### 24.7.4 Watchdog Time-out Value Register Low (WDOG\_TOVALL)

The time-out value of the watchdog must be set to a minimum of four watchdog clock cycles. This is to take into account the delay in new settings taking effect in the watchdog clock domain.

Address: WDOG\_TOVALL is 4005\_2000h base + 6h offset = 4005\_2006h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	TOVALLOW															
Write	TOVALLOW															
Reset	0	1	0	0	1	0	1	1	0	1	0	0	1	1	0	0

#### WDOG\_TOVALL field descriptions

Field	Description
15–0 TOVALLOW	Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer. It is defined in terms of cycles of the watchdog clock.

### 24.7.5 Watchdog Window Register High (WDOG\_WINH)

#### NOTE

You must set the Window Register value lower than the Time-out Value Register.

Address: WDOG\_WINH is 4005\_2000h base + 8h offset = 4005\_2008h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	WINHIGH															
Write	WINHIGH															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### WDOG\_WINH field descriptions


Field	Description
15–0 WINHIGH	Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog. It is defined in terms of cycles of the watchdog clock. In this mode the watchdog can be refreshed only when the timer has reached a value greater than or equal to this window length. A refresh outside this window resets the system or if IRQRSTEN is set, it interrupts and then resets the system.

### 24.7.6 Watchdog Window Register Low (WDOG\_WINL)

**NOTE**

You must set the Window Register value lower than the Time-out Value Register.

Address: WDOG\_WINL is 4005\_2000h base + Ah offset = 4005\_200Ah



**WDOG\_WINL field descriptions**

Field	Description
15–0 WINLOW	Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog. It is defined in terms of cycles of the pre-scaled watchdog clock. In this mode, the watchdog can be refreshed only when the timer reaches a value greater than or equal to this window length value. A refresh outside this window resets the system or if IRQRSTEN is set, it interrupts and then resets the system.

### 24.7.7 Watchdog Refresh Register (WDOG\_REFRESH)

Address: WDOG\_REFRESH is 4005\_2000h base + Ch offset = 4005\_200Ch



**WDOG\_REFRESH field descriptions**

Field	Description
15–0 WDOGREFRESH	Watchdog refresh register. A sequence of 0xA602 followed by 0xB480 within 20 bus clock cycles when written to this register, refreshes the WDOG and prevents it from resetting the system. Writing a value other than the above mentioned sequence or if the sequence is longer than 20 bus cycles, resets the system or if IRQRSTEN is set, it interrupts and then resets the system).

## 24.7.8 Watchdog Unlock Register (WDOG\_UNLOCK)

Address: WDOG\_UNLOCK is 4005\_2000h base + Eh offset = 4005\_200Eh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	WDOGUNLOCK															
Write	WDOGUNLOCK															
Reset	1	1	0	1	1	0	0	1	0	0	1	0	1	0	0	0

### WDOG\_UNLOCK field descriptions

Field	Description
15–0 WDOGUNLOCK	You can write the unlock sequence values to this register to make the watchdog write once registers writable again. The required unlock sequence is 0xC520 followed by 0xD928 within 20 bus clock cycles. A valid unlock sequence opens up a window equal in length to the WCT within which you can update the registers. Writing a value other than the above mentioned sequence or if the sequence is longer than 20 bus cycles, resets the system or if IRQRSTEN is set, it interrupts and then resets the system). The unlock sequence is effective only if ALLOWUPDATE is set.

## 24.7.9 Watchdog Timer Output Register High (WDOG\_TMROUTH)

Address: WDOG\_TMROUTH is 4005\_2000h base + 10h offset = 4005\_2010h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	TIMEROUTHIGH															
Write	TIMEROUTHIGH															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


### WDOG\_TMROUTH field descriptions

Field	Description
15–0 TIMEROUTHIGH	Shows the value of the upper 16 bits of the watchdog timer.

### 24.7.10 Watchdog Timer Output Register Low (WDOG\_TMROUTL)

During stop mode, the WDOG\_TIMER\_OUT will be caught at the pre-stop value of the watchdog timer. After exiting stop mode, a maximum delay of 1 WDOG\_CLK cycle + 3 bus clock cycles will occur before the WDOG\_TIMER\_OUT starts following the watchdog timer.

Address: WDOG\_TMROUTL is 4005\_2000h base + 12h offset = 4005\_2012h




#### WDOG\_TMROUTL field descriptions

Field	Description
15–0 TIMEROUTLOW	Shows the value of the lower 16 bits of the watchdog timer.

### 24.7.11 Watchdog Reset Count Register (WDOG\_RSTCNT)

Address: WDOG\_RSTCNT is 4005\_2000h base + 14h offset = 4005\_2014h



#### WDOG\_RSTCNT field descriptions

Field	Description
15–0 RSTCNT	Counts the number of times the watchdog resets the system. This register is reset only on a POR. Writing 1 to the bit to be cleared, enables you to clear the contents of this register.

## 24.7.12 Watchdog Prescaler Register (WDOG\_PRESC)

Address: WDOG\_PRESC is 4005\_2000h base + 16h offset = 4005\_2016h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0					PRESCVAL			0							
Write																
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

### WDOG\_PRESC field descriptions

Field	Description
15–11 Reserved	This read-only field is reserved and always has the value zero.
10–8 PRESCVAL	3-bit prescaler for the watchdog clock source. A value of zero indicates no division of the input WDOG clock. The watchdog clock is divided by (PRESCVAL + 1) to provide the prescaled WDOG_CLK.
7–0 Reserved	This read-only field is reserved and always has the value zero.

## 24.8 Watchdog Operation with 8-bit access

This section discusses 8-bit access considerations.

### 24.8.1 General Guideline

When performing 8-bit accesses to the watchdog's 16-bit registers where the intention is to access both the bytes of a register, you must try to place the two 8-bit accesses one after the other in your code.

### 24.8.2 Refresh and Unlock operations with 8-bit access

One exception condition that generates a reset to the system, is the write of any value other than those required for a legal refresh/update sequence to the respective refresh and unlock registers.

For an 8-bit access to these registers, writing a correct value requires at least two bus clock cycles that means there is an invalid value in the registers for one cycle. Therefore, the system is reset even if the intention is to write a correct value to the refresh/unlock register. Keeping this in mind the exception condition for 8-bit accesses is slightly modified. Whereas the match for a correct value for a refresh/unlock sequence is as per the original definition, the match for an incorrect value is done byte-wise on the refresh/unlock rather than for the whole 16-bit value. This means that if the high byte of the refresh/unlock register contains any value other than high bytes of the two values making up the sequence, it is treated as an exception condition, leading to a reset or interrupt-then-reset. The same holds true for the lower byte of the refresh or unlock register. Let us take the refresh operation that expects a write of 0xA602 followed by 0xB480 to the refresh register, as an example.

**Table 24-14. Refresh for 8-bit Access**

	WDOG_REFRESH[15:8]	WDOG_REFRESH[7:0]	Sequence value1 or value2 match	Mismatch exception
<b>Current Value</b>	0xB4	0x80	Value2 match	No
<b>Write 1</b>	0xB4	0x02	No match	No
<b>Write 2</b>	0xA6	0x02	Value1 match	No
<b>Write 3</b>	0xB4	0x02	No match	No
<b>Write 4</b>	0xB4	0x80	Value2 match. Sequence complete.	No
<b>Write 5</b>	0x02	0x80	No match	Yes

As shown in the preceding table, the refresh register holds its reset value initially. Thereafter, two 8-bit accesses are performed on the register to write the first value of the refresh sequence. No mismatch exception is registered on the intermediate write, Write1. The sequence is completed by performing two more 8-bit accesses, writing in the second value of the sequence for a successful refresh. It must be noted that the match of value2 takes place only when the complete 16-bit value is correctly written, write4. Hence, the requirement of writing value2 of the sequence within 20 bus clock cycles of value1 is checked by measuring the gap between write2 and write4.

It is reiterated that the condition for matching values 1 and 2 of the refresh or unlock sequence remains unchanged. It is just the criterion for detecting a wrong value in these registers which has been relaxed, as explained, for 8-bit accesses. Any 16-bit access still needs to adhere to the original guidelines, mentioned in the sections [Refreshing the Watchdog](#).

## 24.9 Restrictions on Watchdog Operation

This section mentions some exceptions to the watchdog operation that may not be apparent to you.

- **Restriction on unlock / refresh operations**—In the period between the closure of the WCT window (after unlock) and the actual reload of the watchdog timer, unlock and refresh operations need not be attempted.
- The update and reload of the watchdog timer happens two to three watchdog clocks after WCT window closes, following a successful configuration on unlock.
- **Clock Switching Delay**—The watchdog uses glitch free multiplexers at two places – one to choose between the LPO oscillator input and alternate clock input and the other to choose between the watchdog functional clock and fast clock input for watchdog functional test. A maximum time period of  $\sim 2$  clock A cycles plus  $\sim 2$  clock B cycles elapses from the time a switch is requested to the occurrence of the actual clock switch (clock A and B are the two input clocks to the clock mux).
- For the windowed mode, there is a two to three bus clock latency between the watchdog counter going past the window value and the same registering in the bus clock domain.
- For proper operation of the watchdog, the watchdog clock must be at least five times slower than the system bus clock at all times. An exception is the case when the watchdog clock is synchronous to the bus clock wherein the watchdog clock can be as fast as the bus clock.
- WCT must be equivalent to at least three watchdog clock cycles. If not ensured, this means that even after the close of the WCT window, you have to wait for the synchronized system reset to deassert in the watchdog clock domain, before expecting the configuration updates to take effect.
- The time-out value of the watchdog should be set to a minimum of four watchdog clock cycles. This is to take into account the delay in new settings taking effect in the watchdog clock domain.
- You must take care not only to refresh the watchdog within the watchdog timer's actual time-out period, but also provide enough allowance for the time it takes for the refresh sequence to be detected by the watchdog timer, on the watchdog clock.
- Updates cannot be made in the bus clock cycle immediately following the write of the unlock sequence, but one bus clock cycle later.

## Restrictions on Watchdog Operation

- It should be ensured that the time-out value for the watchdog is always greater than  $2 \times \text{WCT time} + 20$  bus clock cycles.
- An attempted refresh operation, in between the two writes of the unlock sequence and in the WCT time following a successful unlock, will go undetected.
- Trying to unlock the watchdog within the WCT time after an initial unlock has no effect.
- The refresh and unlock operations and interrupt are not automatically disabled in the watchdog functional test mode.
- After emerging from a reset due to a watchdog functional test, you are still expected to go through the mandatory steps of unlocking and configuring the watchdog. The watchdog continues to be in its functional test mode and therefore you should pull the watchdog out of the functional test mode within WCT time of reset.
- After emerging from a reset due to a watchdog functional test, you still need to go through the mandatory steps of unlocking and configuring the watchdog.
- You must ensure that both the clock inputs to the glitchless clock multiplexers are alive during the switching of clocks. Failure to do so results in a loss of clock at their outputs.
- There is a gap of two to three watchdog clock cycles from the point that stop mode is entered to the watchdog timer actually pausing, due to synchronization. The same holds true for an exit from the stop mode, this time resulting in a two to three watchdog clock cycle delay in the timer restarting. In case the duration of the stop mode is less than one watchdog clock cycle, the watchdog timer is not guaranteed to pause.
- Consider the case when the first refresh value is written, following which the system enters stop mode (with system bus clk still on). Now, if the second refresh value is not written within 20 bus cycles of the first value, the system is reset (or interrupt-then-reset if enabled).

# Chapter 25

## Multipurpose Clock Generator (MCG)

### 25.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The multipurpose clock generator (MCG) module provides several clock source choices for the MCU. The module contains a frequency-locked loop (FLL) and a phase-locked loop (PLL). The FLL is controllable by either an internal or an external reference clock. The PLL is controllable by the external reference clock. The module can select either of the FLL or PLL output clocks, or either of the internal or external reference clocks as a source for the MCU system clock. The MCG operates in conjunction with a crystal oscillator, which allows an external crystal, ceramic resonator, or another external clock source to produce the external reference clock.


#### 25.1.1 Features

Key features of the MCG module are:

- Frequency-locked loop (FLL)
  - Digitally-controlled oscillator (DCO)
  - DCO frequency range is programmable for up to four different frequency ranges.
  - Option to program and maximize DCO output frequency for a low frequency external reference clock source.
  - Option to prevent FLL from resetting its current locked frequency when switching clock modes if FLL reference frequency is not changed.

- Internal or external reference clock can be used as the FLL source.
- Can be used as a clock source for other on-chip peripherals.
- Phase-locked loop (PLL)
  - Voltage-controlled oscillator (VCO)
  - Selectable External reference clock is used as the PLL source
  - Modulo VCO frequency divider
  - Phase/Frequency detector
  - Integrated loop filter
  - Can be used as a clock source for other on-chip peripherals.
- Internal reference clock generator
  - Slow clock with nine trim bits for accuracy
  - Fast clock with four trim bits
  - Can be used as source clock for the FLL. In FEI mode, only the slow Internal Reference Clock (IRC) can be used as the FLL source.
  - Either the slow or the fast clock can be selected as the clock source for the MCU
  - Can be used as a clock source for other on-chip peripherals
- Control signals for both of "the MCG external reference low power oscillator clock generators are provided:
  - HGO0, RANGE0, EREFS0  
HGO1, RANGE1, EREFS1
- External clock from the Crystal Oscillator (OSC0)
  - Can be used as a source for the FLL and/or the PLL.
  - Can be selected as the clock source for the MCU
- External clock from the Real Time Counter (RTC)
  - Can only be used as a source for the FLL.
  - Can be selected as the clock source for the MCU
- External clock from the Crystal Oscillator (OSC1)
  - Can only be used as a source for the PLL.

- External clock monitor with reset and interrupt request capability to check for external clock failure when running in FBE, PEE, BLPE, or FEE modes
- Lock detector with interrupt request capability for use with the PLL
- Internal Reference Clocks Auto Trim Machine (ATM) capability using an external clock as a reference
- Reference dividers for both the FLL and PLL are provided
- Reference dividers for the Fast Internal Reference Clock are provided
- MCG PLL0 Clock (MCGPLL0CLK) is provided as a clock source for other on-chip peripherals
- MCG PLL1 Clock (MCGPLL1CLK) is provided as a clock source for other on-chip peripherals
- MCG PLL0 2X Clock (MCGPLL0CLK2X) is provided as a clock source for other on-chip peripherals
- MCG PLL1 2X Clock (MCGPLL1CLK2X) is provided as a clock source for other on-chip peripherals
- MCG FLL Clock (MCGFLLCLK) is provided as a clock source for other on-chip peripherals
- MCG Fixed Frequency Clock (MCGFFCLK) is provided as a clock source for other on-chip peripherals
- MCG Internal Reference Clock (MCGIRCLK) is provided as a clock source for other on-chip peripherals.



**Figure 25-1. Multipurpose Clock Generator (MCG) Block Diagram**

**NOTE**

Refer to the chip configuration chapter to identify the oscillator used in this MCU.

## 25.1.2 Modes of Operation

There are nine modes of operation for the MCG: FEI, FEE, FBI, FBE, PBE, PEE, BLPI, BLPE, and Stop. For details, see [MCG Modes of Operation](#).

## 25.2 External Signal Description

There are no MCG signals that connect off chip.

## 25.3 Memory Map/Register Definition

This section includes the memory map and register definition.

The MCG registers can only be written to when in supervisor mode. Write accesses when in user mode will result in a bus error. Read accesses may be performed in both supervisor and user modes.

**MCG memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_4000	MCG Control 1 Register (MCG_C1)	8	R/W	04h	<a href="#">25.3.1/636</a>
4006_4001	MCG Control 2 Register (MCG_C2)	8	R/W	80h	<a href="#">25.3.2/637</a>
4006_4002	MCG Control 3 Register (MCG_C3)	8	R/W	Undefined	<a href="#">25.3.3/639</a>
4006_4003	MCG Control 4 Register (MCG_C4)	8	R/W	Undefined	<a href="#">25.3.4/639</a>
4006_4004	MCG Control 5 Register (MCG_C5)	8	R/W	00h	<a href="#">25.3.5/641</a>
4006_4005	MCG Control 6 Register (MCG_C6)	8	R/W	00h	<a href="#">25.3.6/642</a>
4006_4006	MCG Status Register (MCG_S)	8	R	10h	<a href="#">25.3.7/643</a>
4006_4008	MCG Status and Control Register (MCG_SC)	8	R/W	02h	<a href="#">25.3.8/645</a>

*Table continues on the next page...*

## MCG memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_400A	MCG Auto Trim Compare Value High Register (MCG_ATCVH)	8	R/W	00h	25.3.9/ 646
4006_400B	MCG Auto Trim Compare Value Low Register (MCG_ATCVL)	8	R/W	00h	25.3.10/ 647
4006_400C	MCG Control 7 Register (MCG_C7)	8	R/W	00h	25.3.11/ 647
4006_400D	MCG Control 8 Register (MCG_C8)	8	R/W	See section	25.3.12/ 648
4006_400F	MCG Control 10 Register (MCG_C10)	8	R/W	80h	25.3.13/ 649
4006_4010	MCG Control 11 Register (MCG_C11)	8	R/W	00h	25.3.14/ 650
4006_4011	MCG Control 12 Register (MCG_C12)	8	R/W	00h	25.3.15/ 651
4006_4012	MCG Status 2 Register (MCG_S2)	8	R	00h	25.3.16/ 652

## 25.3.1 MCG Control 1 Register (MCG\_C1)

Address: MCG\_C1 is 4006\_4000h base + 0h offset = 4006\_4000h

Bit	7	6	5	4	3	2	1	0
Read	CLKS		FRDIV			IREFS	IRCLKEN	IREFSTEN
Write	CLKS		FRDIV			IREFS	IRCLKEN	IREFSTEN
Reset	0	0	0	0	0	1	0	0

## MCG\_C1 field descriptions

Field	Description
7–6 CLKS	<p>Clock Source Select</p> <p>Selects the clock source for MCGOUTCLK .</p> <p>00 Encoding 0 — Output of FLL or PLLCS is selected (depends on PLLS control bit).</p> <p>01 Encoding 1 — Internal reference clock is selected.</p> <p>10 Encoding 2 — External reference clock is selected.</p> <p>11 Encoding 3 — Reserved.</p>
5–3 FRDIV	<p>FLL External Reference Divider</p> <p>Selects the amount to divide down the external reference clock for the FLL. The resulting frequency must be in the range 31.25 kHz to 39.0625 kHz (This is required when FLL/DCO is the clock source for MCGOUTCLK . In FBE mode, it is not required to meet this range, but it is recommended in the cases when trying to enter a FLL mode from FBE).</p>

Table continues on the next page...

**MCG\_C1 field descriptions (continued)**

Field	Description
	000 If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 1; for all other RANGE 0 values, Divide Factor is 32. 001 If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 2; for all other RANGE 0 values, Divide Factor is 64. 010 If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 4; for all other RANGE 0 values, Divide Factor is 128. 011 If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 8; for all other RANGE 0 values, Divide Factor is 256. 100 If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 16; for all other RANGE 0 values, Divide Factor is 512. 101 If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 32; for all other RANGE 0 values, Divide Factor is 1024. 110 If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 64; for all other RANGE 0 values, Divide Factor is Reserved . 111 If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 128; for all other RANGE 0 values, Divide Factor is Reserved .
2 IREFS	Internal Reference Select Selects the reference clock source for the FLL.  0 External reference clock is selected. 1 The slow internal reference clock is selected.
1 IRCLKEN	Internal Reference Clock Enable Enables the internal reference clock for use as MCGIRCLK.  0 MCGIRCLK inactive. 1 MCGIRCLK active.
0 IREFSTEN	Internal Reference Stop Enable Controls whether or not the internal reference clock remains enabled when the MCG enters Stop mode.  0 Internal reference clock is disabled in Stop mode. 1 Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode.

**25.3.2 MCG Control 2 Register (MCG\_C2)**

Address: MCG\_C2 is 4006\_4000h base + 1h offset = 4006\_4001h

Bit	7	6	5	4	3	2	1	0
Read	LOCRE0	0	RANGE0		HGO0	EREFS0	LP	IRCS
Write								
Reset	1	0	0	0	0	0	0	0

## MCG\_C2 field descriptions

Field	Description
7 LOCRES0	<p>Loss of Clock Reset Enable</p> <p>Determines if an interrupt or a reset request is made following a loss of OSC0 external reference clock. The LOCRES0 only has an affect when CME0 is set.</p> <p>0 Interrupt request is generated on a loss of OSC0 external reference clock. 1 Generate a reset request on a loss of OSC0 external reference clock</p>
6 Reserved	This read-only field is reserved and always has the value zero.
5-4 RANGES0	<p>Frequency Range Select</p> <p>Selects the frequency range for the crystal oscillator or external clock source. Refer to the Oscillator (OSC) chapter for more details and the device data sheet for the frequency ranges used.</p> <p>00 Encoding 0 — Low frequency range selected for the crystal oscillator . 01 Encoding 1 — High frequency range selected for the crystal oscillator . 1X Encoding 2 — Very high frequency range selected for the crystal oscillator .</p>
3 HGO0	<p>High Gain Oscillator Select</p> <p>Controls the crystal oscillator mode of operation. Refer to the Oscillator (OSC) chapter for more details.</p> <p>0 Configure crystal oscillator for low-power operation. 1 Configure crystal oscillator for high-gain operation.</p>
2 ERESFS0	<p>External Reference Select</p> <p>Selects the source for the external reference clock. Refer to the Oscillator (OSC) chapter for more details.</p> <p>0 External reference clock requested. 1 Oscillator requested.</p>
1 LP	<p>Low Power Select</p> <p>Controls whether the FLL (or PLL) is disabled in BLPI and BLPE modes. In FBE or PBE modes, setting this bit to 1 will transition the MCG into BLPE mode; in FBI mode, setting this bit to 1 will transition the MCG into BLPI mode. In any other MCG mode, LP bit has no affect.</p> <p>0 FLL (or PLL) is not disabled in bypass modes. 1 FLL (or PLL) is disabled in bypass modes (lower power)</p>
0 IRCS	<p>Internal Reference Clock Select</p> <p>Selects between the fast or slow internal reference clock source.</p> <p>0 Slow internal reference clock selected. 1 Fast internal reference clock selected.</p>

### 25.3.3 MCG Control 3 Register (MCG\_C3)

Address: MCG\_C3 is 4006\_4000h base + 2h offset = 4006\_4002h

Bit	7	6	5	4	3	2	1	0
Read	SCTRIM							
Write	SCTRIM							
Reset	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

#### MCG\_C3 field descriptions

Field	Description
7–0 SCTRIM	<p>Slow Internal Reference Clock Trim Setting</p> <p>SCTRIM<sup>1</sup> controls the slow internal reference clock frequency by controlling the slow internal reference clock period. The SCTRIM bits are binary weighted (that is, bit 1 adjusts twice as much as bit 0). Increasing the binary value increases the period, and decreasing the value decreases the period.</p> <p>An additional fine trim bit is available in C4 register as the SCFTRIM bit. Upon reset this value is loaded with a factory trim value.</p> <p>If an SCTRIM value stored in nonvolatile memory is to be used, it is your responsibility to copy that value from the nonvolatile memory location to this register.</p>

- A value for SCTRIM is loaded during reset from a factory programmed location .

### 25.3.4 MCG Control 4 Register (MCG\_C4)

#### NOTE

Reset values for DRST and DMX32 bits are 0.

Address: MCG\_C4 is 4006\_4000h base + 3h offset = 4006\_4003h

Bit	7	6	5	4	3	2	1	0
Read	DMX32	DRST_DRS		FCTRIM				SCFTRIM
Write	DMX32	DRST_DRS		FCTRIM				SCFTRIM
Reset	0	0	0	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.
- A value for FCTRIM is loaded during reset from a factory programmed location . x = Undefined at reset.

## MCG\_C4 field descriptions

Field	Description																																									
7 DMX32	<p>DCO Maximum Frequency with 32.768 kHz Reference</p> <p>The DMX32 bit controls whether or not the DCO frequency range is narrowed to its maximum frequency with a 32.768 kHz reference.</p> <p>The following table identifies settings for the DCO frequency range.</p> <p><b>NOTE:</b> The system clocks derived from this source should not exceed their specified maximums.</p> <table border="1"> <thead> <tr> <th>DRST_DRS</th> <th>DMX32</th> <th>Reference Range</th> <th>FLL Factor</th> <th>DCO Range</th> </tr> </thead> <tbody> <tr> <td rowspan="2">00</td> <td>0</td> <td>31.25-39.0625 kHz</td> <td>640</td> <td>20-25 MHz</td> </tr> <tr> <td>1</td> <td>32.768 kHz</td> <td>732</td> <td>24 MHz</td> </tr> <tr> <td rowspan="2">01</td> <td>0</td> <td>31.25-39.0625 kHz</td> <td>1280</td> <td>40-50 MHz</td> </tr> <tr> <td>1</td> <td>32.768 kHz</td> <td>1464</td> <td>48 MHz</td> </tr> <tr> <td rowspan="2">10</td> <td>0</td> <td>31.25-39.0625 kHz</td> <td>1920</td> <td>60-75 MHz</td> </tr> <tr> <td>1</td> <td>32.768 kHz</td> <td>2197</td> <td>72 MHz</td> </tr> <tr> <td rowspan="2">11</td> <td>0</td> <td>31.25-39.0625 kHz</td> <td>2560</td> <td>80-100 MHz</td> </tr> <tr> <td>1</td> <td>32.768 kHz</td> <td>2929</td> <td>96 MHz</td> </tr> </tbody> </table> <p>0 DCO has a default range of 25%. 1 DCO is fine-tuned for maximum frequency with 32.768 kHz reference.</p>	DRST_DRS	DMX32	Reference Range	FLL Factor	DCO Range	00	0	31.25-39.0625 kHz	640	20-25 MHz	1	32.768 kHz	732	24 MHz	01	0	31.25-39.0625 kHz	1280	40-50 MHz	1	32.768 kHz	1464	48 MHz	10	0	31.25-39.0625 kHz	1920	60-75 MHz	1	32.768 kHz	2197	72 MHz	11	0	31.25-39.0625 kHz	2560	80-100 MHz	1	32.768 kHz	2929	96 MHz
DRST_DRS	DMX32	Reference Range	FLL Factor	DCO Range																																						
00	0	31.25-39.0625 kHz	640	20-25 MHz																																						
	1	32.768 kHz	732	24 MHz																																						
01	0	31.25-39.0625 kHz	1280	40-50 MHz																																						
	1	32.768 kHz	1464	48 MHz																																						
10	0	31.25-39.0625 kHz	1920	60-75 MHz																																						
	1	32.768 kHz	2197	72 MHz																																						
11	0	31.25-39.0625 kHz	2560	80-100 MHz																																						
	1	32.768 kHz	2929	96 MHz																																						
6–5 DRST_DRS	<p>DCO Range Select</p> <p>The DRS bits select the frequency range for the FLL output, DCOOUT. When the LP bit is set, writes to the DRS bits are ignored. The DRST read field indicates the current frequency range for DCOOUT. The DRST field does not update immediately after a write to the DRS field due to internal synchronization between clock domains. Refer to DCO Frequency Range table for more details.</p> <p>00 Encoding 0 — Low range (reset default). 01 Encoding 1 — Mid range. 10 Encoding 2 — Mid-high range. 11 Encoding 3 — High range.</p>																																									
4–1 FCTRIM	<p>Fast Internal Reference Clock Trim Setting</p> <p>FCTRIM<sup>1</sup> controls the fast internal reference clock frequency by controlling the fast internal reference clock period. The FCTRIM bits are binary weighted (that is, bit 1 adjusts twice as much as bit 0). Increasing the binary value increases the period, and decreasing the value decreases the period.</p> <p>If an FCTRIM[3:0] value stored in nonvolatile memory is to be used, it is your responsibility to copy that value from the nonvolatile memory location to this register.</p>																																									
0 SCFTRIM	<p>Slow Internal Reference Clock Fine Trim</p> <p>SCFTRIM<sup>2</sup> controls the smallest adjustment of the slow internal reference clock frequency. Setting SCFTRIM increases the period and clearing SCFTRIM decreases the period by the smallest amount possible.</p> <p>If an SCFTRIM value stored in nonvolatile memory is to be used, it is your responsibility to copy that value from the nonvolatile memory location to this bit.</p>																																									

1. A value for FCTRIM is loaded during reset from a factory programmed location .

2. A value for SCFTRIM is loaded during reset from a factory programmed location .

### 25.3.5 MCG Control 5 Register (MCG\_C5)

Address: MCG\_C5 is 4006\_4000h base + 4h offset = 4006\_4004h

Bit	7	6	5	4	3	2	1	0
Read	PLLREFSELO	PLLCLKEN0	PLLSTEN0	0		PRDIV0		
Write								
Reset	0	0	0	0	0	0	0	0

**MCG\_C5 field descriptions**

Field	Description
7 PLLREFSELO	<p>PLL0 External Reference Select</p> <p>Selects PLL0 external reference clock source.</p> <p>0 Selects OSC0 clock source as its external reference clock. 1 Selects OSC1 clock source as its external reference clock.</p>
6 PLLCLKEN0	<p>PLL Clock Enable</p> <p>Enables PLL0 independent of PLLS and enables the PLL0 clock for use as MCGPLL0CLK and MCGPLL0CLK2X. (PRDIV0 needs to be programmed to the correct divider to generate a PLL1 reference clock in a valid reference range prior to setting the PLLCLKEN0 bit). Setting PLLCLKEN0 will enable the external oscillator selected by REFSEL if not already enabled. Whenever the PLL0 is being enabled by means of the PLLCLKEN0 bit, and the external oscillator is being used as the reference clock, the OSCINIT 0 bit should be checked to make sure it is set.</p> <p>0 MCGPLL0CLK and MCGPLL0CLK2X are inactive. 1 MCGPLL0CLK and MCGPLL0CLK2X are active.</p>
5 PLLSTEN0	<p>PLL0 Stop Enable</p> <p>Enables the PLL0 Clock during Normal Stop (In Low Power Stop mode, the PLL0 clock gets disabled even if PLLSTEN0=1). All other power modes, PLLSTEN0 bit has no affect and does not enable the PLL0 Clock to run if it is written to 1.</p> <p>0 MCGPLL0CLK and MCGPLL0CLK2X are disabled in any of the Stop modes. 1 MCGPLL0CLK and MCGPLL0CLK2X are enabled if system is in Normal Stop mode.</p>
4-3 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero.</p>
2-0 PRDIV0	<p>PLL0 External Reference Divider</p>

*Table continues on the next page...*

**MCG\_C5 field descriptions (continued)**

Field	Description																		
	<p>Selects the amount to divide down the external reference clock for the PLL0. The resulting frequency must be in a valid reference range. After the PLL0 is enabled (by setting either PLLCLKEN0 or PLLS), the PRDIV0 value must not be changed when LOCK0 is zero.</p> <p style="text-align: center;"><b>Table 25-7. PLL0 External Reference Divide Factor</b></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>PRDIV0</th> <th>Divide Factor</th> </tr> </thead> <tbody> <tr><td>000</td><td>1</td></tr> <tr><td>001</td><td>2</td></tr> <tr><td>010</td><td>3</td></tr> <tr><td>011</td><td>4</td></tr> <tr><td>100</td><td>5</td></tr> <tr><td>101</td><td>6</td></tr> <tr><td>110</td><td>7</td></tr> <tr><td>111</td><td>8</td></tr> </tbody> </table>	PRDIV0	Divide Factor	000	1	001	2	010	3	011	4	100	5	101	6	110	7	111	8
PRDIV0	Divide Factor																		
000	1																		
001	2																		
010	3																		
011	4																		
100	5																		
101	6																		
110	7																		
111	8																		

**25.3.6 MCG Control 6 Register (MCG\_C6)**

Address: MCG\_C6 is 4006\_4000h base + 5h offset = 4006\_4005h

	7	6	5	4	3	2	1	0
Read	LOLIE0	PLLS	CME0	VDIV0				
Write								
Reset	0	0	0	0	0	0	0	0

**MCG\_C6 field descriptions**

Field	Description
7 LOLIE0	<p>Loss of Lock Interrupt Enable</p> <p>Determines if an interrupt request is made following a loss of lock indication. This bit only has an effect when LOLS 0 is set.</p> <p>0 No interrupt request is generated on loss of lock. 1 Generate an interrupt request on loss of lock.</p>
6 PLLS	<p>PLL Select</p> <p>Controls whether the PLLCS or FLL output is selected as the MCG source when CLKS[1:0]=00. If the PLLS bit is cleared and PLLCLKEN0 and PLLCLKEN1 is not set, the PLLCS output clock is disabled in all modes. If the PLLS is set, the FLL is disabled in all modes.</p>

*Table continues on the next page...*

## MCG\_C6 field descriptions (continued)

Field	Description																																																																																																			
	0 FLL is selected. 1 PLLCS output clock is selected (PRDIV0 bits of PLL in control need to be programmed to the correct divider to generate a PLL reference clock in the range of 1 - 32 MHz prior to setting the PLLS bit).																																																																																																			
5 CME0	Clock Monitor Enable  Enables the loss of clock monitoring circuit for the OSC0 external reference mux select. The LOCRE0 bit will determine if an interrupt or a reset request is generated following a loss of OSC0 indication. The CME0 bit should only be set to a logic 1 when the MCG is in an operational mode that uses the external clock (FEE, FBE, PEE, PBE, or BLPE). Whenever the CME0 bit is set to a logic 1, the value of the RANGE0 bits in the C2 register should not be changed. CME0 bit should be set to a logic 0 before the MCG enters any Stop mode. Otherwise, a reset request may occur while in Stop mode. CME0 should also be set to a logic 0 before entering VLPR or VLPW power modes if the MCG is in BLPE mode.  0 External clock monitor is disabled for OSC0. 1 External clock monitor is enabled for OSC0.																																																																																																			
4–0 VDIV0	VCO0 Divider  Selects the amount to divide the VCO output of the PLL0. The VDIV0 bits establish the multiplication factor (M) applied to the reference clock frequency. After the PLL0 is enabled (by setting either PLLCLKEN0 or PLLS), the VDIV0 value must not be changed when LOCK0 is zero.  <p style="text-align: center;"><b>Table 25-9. PLL0 VCO Divide Factor</b></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>VDIV0</th> <th>Multiply Factor</th> <th></th> <th>VDIV0</th> <th>Multiply Factor</th> <th></th> <th>VDIV0</th> <th>Multiply Factor</th> <th></th> <th>VDIV0</th> <th>Multiply Factor</th> </tr> </thead> <tbody> <tr> <td>00000</td> <td>16</td> <td></td> <td>01000</td> <td>24</td> <td></td> <td>10000</td> <td>32</td> <td></td> <td>11000</td> <td>40</td> </tr> <tr> <td>00001</td> <td>17</td> <td></td> <td>01001</td> <td>25</td> <td></td> <td>10001</td> <td>33</td> <td></td> <td>11001</td> <td>41</td> </tr> <tr> <td>00010</td> <td>18</td> <td></td> <td>01010</td> <td>26</td> <td></td> <td>10010</td> <td>34</td> <td></td> <td>11010</td> <td>42</td> </tr> <tr> <td>00011</td> <td>19</td> <td></td> <td>01011</td> <td>27</td> <td></td> <td>10011</td> <td>35</td> <td></td> <td>11011</td> <td>43</td> </tr> <tr> <td>00100</td> <td>20</td> <td></td> <td>01100</td> <td>28</td> <td></td> <td>10100</td> <td>36</td> <td></td> <td>11100</td> <td>44</td> </tr> <tr> <td>00101</td> <td>21</td> <td></td> <td>01101</td> <td>29</td> <td></td> <td>10101</td> <td>37</td> <td></td> <td>11101</td> <td>45</td> </tr> <tr> <td>00110</td> <td>22</td> <td></td> <td>01110</td> <td>30</td> <td></td> <td>10110</td> <td>38</td> <td></td> <td>11110</td> <td>46</td> </tr> <tr> <td>00111</td> <td>23</td> <td></td> <td>01111</td> <td>31</td> <td></td> <td>10111</td> <td>39</td> <td></td> <td>11111</td> <td>47</td> </tr> </tbody> </table>	VDIV0	Multiply Factor		VDIV0	Multiply Factor		VDIV0	Multiply Factor		VDIV0	Multiply Factor	00000	16		01000	24		10000	32		11000	40	00001	17		01001	25		10001	33		11001	41	00010	18		01010	26		10010	34		11010	42	00011	19		01011	27		10011	35		11011	43	00100	20		01100	28		10100	36		11100	44	00101	21		01101	29		10101	37		11101	45	00110	22		01110	30		10110	38		11110	46	00111	23		01111	31		10111	39		11111	47
VDIV0	Multiply Factor		VDIV0	Multiply Factor		VDIV0	Multiply Factor		VDIV0	Multiply Factor																																																																																										
00000	16		01000	24		10000	32		11000	40																																																																																										
00001	17		01001	25		10001	33		11001	41																																																																																										
00010	18		01010	26		10010	34		11010	42																																																																																										
00011	19		01011	27		10011	35		11011	43																																																																																										
00100	20		01100	28		10100	36		11100	44																																																																																										
00101	21		01101	29		10101	37		11101	45																																																																																										
00110	22		01110	30		10110	38		11110	46																																																																																										
00111	23		01111	31		10111	39		11111	47																																																																																										

## 25.3.7 MCG Status Register (MCG\_S)

Address: MCG\_S is 4006\_4000h base + 6h offset = 4006\_4006h

Bit	7	6	5	4	3	2	1	0
Read	LOLS0	LOCK0	PLLST	IREFST	CLKST		OSCINIT0	IRCST
Write								
Reset	0	0	0	1	0	0	0	0

## MCG\_S field descriptions

Field	Description
7 LOLS0	<p>Loss of Lock Status</p> <p>This bit is a sticky bit indicating the lock status for the PLL. LOLS 0 is set if after acquiring lock, the PLL output frequency has fallen outside the lock exit frequency tolerance, <math>D_{unl}</math>. LOLIE 0 determines whether an interrupt request is made when LOLS 0 is set. This bit is cleared by reset or by writing a logic 1 to it when set. Writing a logic 0 to this bit has no effect.</p> <p>0 PLL has not lost lock since LOLS 0 was last cleared. 1 PLL has lost lock since LOLS 0 was last cleared.</p>
6 LOCK0	<p>Lock Status</p> <p>This bit indicates whether the PLL0 has acquired lock. Lock detection is disabled when not operating in either PBE or PEE mode unless PLLCLKEN0=1 and the MCG is not configured in BLPI or BLPE mode. While the PLL0 clock is locking to the desired frequency, MCGPLL0CLK and MCGPLL0CLK2X will be gated off until the LOCK0 bit gets asserted. If the lock status bit is set, changing the value of the PRDIV0[2:0] bits in the C5 register or the VDIV0[4:0] bits in the C6 register causes the lock status bit to clear and stay cleared until the PLL0 has reacquired lock. Loss of PLL0 reference clock will also cause the LOCK0 bit to clear until PLL0 has a Entry into LLS, VLPS, or regular Stop with PLLSTEN0=0 also causes the lock status bit to clear and stay cleared until the Stop mode is exited and the PLL0 has reacquired lock. Any time the PLL0 is enabled and the LOCK0 bit is cleared, the MCGPLL0CLK and MCGPLL0CLK2X will be gated off until the LOCK0 bit is asserted again.</p> <p>0 PLL is currently unlocked. 1 PLL is currently locked.</p>
5 PLLST	<p>PLL Select Status</p> <p>This bit indicates the clock source selected by PLLS. The PLLST bit does not update immediately after a write to the PLLS bit due to internal synchronization between clock domains.</p> <p>0 Source of PLLS clock is FLL clock. 1 Source of PLLS clock is PLLCS output clock.</p>
4 IREFST	<p>Internal Reference Status</p> <p>This bit indicates the current source for the FLL reference clock. The IREFST bit does not update immediately after a write to the IREFS bit due to internal synchronization between clock domains.</p> <p>0 Source of FLL reference clock is the external reference clock. 1 Source of FLL reference clock is the internal reference clock.</p>
3–2 CLKST	<p>Clock Mode Status</p> <p>These bits indicate the current clock mode. The CLKST bits do not update immediately after a write to the CLKS bits due to internal synchronization between clock domains.</p> <p>00 Encoding 0 — Output of the FLL is selected (reset default). 01 Encoding 1 — Internal reference clock is selected. 10 Encoding 2 — External reference clock is selected. 11 Encoding 3 — Output of the PLL is selected.</p>
1 OSCINIT0	<p>OSC Initialization</p>

Table continues on the next page...

## MCG\_S field descriptions (continued)

Field	Description
	This bit, which resets to 0, is set to 1 after the initialization cycles of the crystal oscillator clock have completed. After being set, the bit is cleared to 0 if the OSC is subsequently disabled. Refer to the OSC module's detailed description for more information.
0 IRCST	<p>Internal Reference Clock Status</p> <p>The IRCST bit indicates the current source for the internal reference clock select clock (IRCSCLK). The IRCST bit does not update immediately after a write to the IRCS bit due to internal synchronization between clock domains. The IRCST bit will only be updated if the internal reference clock is enabled, either by the MCG being in a mode that uses the IRC or by setting the C1[IRCLKEN] bit .</p> <p>0 Source of internal reference clock is the slow clock (32 kHz IRC). 1 Source of internal reference clock is the fast clock (2 MHz IRC).</p>

## 25.3.8 MCG Status and Control Register (MCG\_SC)

Address: MCG\_SC is 4006\_4000h base + 8h offset = 4006\_4008h

Bit	7	6	5	4	3	2	1	0
Read	ATME	ATMS	ATMF	FLTPRSRV		FCDIV		LOCS0
Write								
Reset	0	0	0	0	0	0	1	0

## MCG\_SC field descriptions

Field	Description
7 ATME	<p>Automatic Trim Machine Enable</p> <p>Enables the Auto Trim Machine to start automatically trimming the selected Internal Reference Clock.</p> <p><b>NOTE:</b> ATME deasserts after the Auto Trim Machine has completed trimming all trim bits of the IRCS clock selected by the ATMS bit.</p> <p>Writing to C1, C3, C4, and SC registers or entering Stop mode aborts the auto trim operation and clears this bit.</p> <p>0 Auto Trim Machine disabled. 1 Auto Trim Machine enabled.</p>
6 ATMS	<p>Automatic Trim Machine Select</p> <p>Selects the IRCS clock for Auto Trim Test.</p> <p>0 32 kHz Internal Reference Clock selected. 1 4 MHz Internal Reference Clock selected.</p>
5 ATMF	<p>Automatic Trim machine Fail Flag</p> <p>Fail flag for the Automatic Trim Machine (ATM). This bit asserts when the Automatic Trim Machine is enabled (ATME=1) and a write to the C1, C3, C4, and SC registers is detected or the MCG enters into any Stop mode. A write to ATMF clears the flag.</p>


Table continues on the next page...

**MCG\_SC field descriptions (continued)**

Field	Description
	0 Automatic Trim Machine completed normally. 1 Automatic Trim Machine failed.
4 FLTPRSRV	FLL Filter Preserve Enable  This bit will prevent the FLL filter values from resetting allowing the FLL output frequency to remain the same during clock mode changes where the FLL/DCO output is still valid. (Note: This requires that the FLL reference frequency to remain the same as what it was prior to the new clock mode switch. Otherwise FLL filter and frequency values will change.)  0 FLL filter and FLL frequency will reset on changes to current clock mode. 1 FLL filter and FLL frequency retain their previous values during new clock mode change.
3-1 FCRDIV	Fast Clock Internal Reference Divider  Selects the amount to divide down the fast internal reference clock. The resulting frequency will be in the range 31.25 kHz to 4 MHz (Note: Changing the divider when the Fast IRC is enabled is not supported).  000 Divide Factor is 1 001 Divide Factor is 2. 010 Divide Factor is 4. 011 Divide Factor is 8. 100 Divide Factor is 16 101 Divide Factor is 32 110 Divide Factor is 64 111 Divide Factor is 128.
0 LOCS0	OSC0 Loss of Clock Status  The LOCS0 indicates when a loss of OSC0 reference clock has occurred. The LOCS0 bit only has an effect when CME0 is set. This bit is cleared by writing a logic 1 to it when set.  0 Loss of OSC0 has not occurred. 1 Loss of OSC0 has occurred.

**25.3.9 MCG Auto Trim Compare Value High Register (MCG\_ATCVH)**

Address: MCG\_ATCVH is 4006\_4000h base + Ah offset = 4006\_400Ah




**MCG\_ATCVH field descriptions**

Field	Description
7-0 ATCVH	ATM Compare Value High  Values are used by Auto Trim Machine to compare and adjust Internal Reference trim values during ATM SAR conversion.

### 25.3.10 MCG Auto Trim Compare Value Low Register (MCG\_ATCVL)

Address: MCG\_ATCVL is 4006\_4000h base + Bh offset = 4006\_400Bh




**MCG\_ATCVL field descriptions**

Field	Description
7–0 ATCVL	ATM Compare Value Low  Values are used by Auto Trim Machine to compare and adjust Internal Reference trim values during ATM SAR conversion.

### 25.3.11 MCG Control 7 Register (MCG\_C7)

Address: MCG\_C7 is 4006\_4000h base + Ch offset = 4006\_400Ch



**MCG\_C7 field descriptions**

Field	Description
7–1 Reserved	This read-only field is reserved and always has the value zero.
0 OSCSEL	MCG OSC Clock Select Selects the MCG FLL external reference clock  0 Selects System Oscillator (OSCCLK). 1 Selects 32 kHz RTC Oscillator.

### 25.3.12 MCG Control 8 Register (MCG\_C8)

Address: MCG\_C8 is 4006\_4000h base + Dh offset = 4006\_400Dh



**MCG\_C8 field descriptions**

Field	Description
7 LOCRE1	<p>Loss of Clock Reset Enable</p> <p>Determines if a interrupt or a reset request is made following a loss of RTC external reference clock. The LOCRE1 only has an affect when CME1 is set.</p> <p>0 Interrupt request is generated on a loss of RTC external reference clock. 1 Generate a reset request on a loss of RTC external reference clock</p>
6 Reserved	This read-only field is reserved and always has the value zero.
5 CME1	<p>Clock Monitor Enable1</p> <p>Enables the loss of clock monitoring circuit for the output of the RTC external reference clock. The LOCRE1 bit will determine if a interrupt or a reset request is generated following a loss of RTC clock indication. The CME1 bit should only be set to a logic 1 when the MCG is in an operational mode that uses the external clock (FEE, FBE, PEE, PBE, or BLPE). CME1 bit must be set to a logic 0 before the MCG enters any Stop mode. Otherwise, a reset request may occur while in Stop mode. CME1 should also be set to a logic 0 before entering VLPR or VLPW power modes if the MCG is in BLPE mode.</p> <p>0 External clock monitor is disabled for RTC clock. 1 External clock monitor is enabled for RTC clock.</p>
4–1 Reserved	This read-only field is reserved and always has the value zero.
0 LOCS1	<p>RTC Loss of Clock Status</p> <p>This bit indicates when a loss of clock has occurred. This bit is cleared by writing a logic 1 to it when set.</p> <p>0 Loss of RTC has not occur. 1 Loss of RTC has occur</p>

### 25.3.13 MCG Control 10 Register (MCG\_C10)

Address: MCG\_C10 is 4006\_4000h base + Fh offset = 4006\_400Fh


Bit	7	6	5	4	3	2	1	0
Read	LOCRE2	0	RANGE1		HGO1	EREFS1	0	
Write								
Reset	1	0	0	0	0	0	0	0

#### MCG\_C10 field descriptions

Field	Description
7 LOCRE2	<p>OSC1 Loss of Clock Reset Enable</p> <p>Determines if a interrupt or reset request is made following a loss of OSC1 external reference clock. The LOCRE2 only has an affect when LOCS2 is set.</p> <p>0 Interrupt request is generated on a loss of OSC1 external reference clock. 1 Reset request is generated on a loss of OSC1 external reference clock.</p>
6 Reserved	This read-only field is reserved and always has the value zero.
5-4 RANGE1	<p>Frequency Range1 Select</p> <p>Selects the frequency range for the OSC1 crystal oscillator or external clock source. Refer to the Oscillator chapter for more details and the device data sheet for the frequency ranges used.</p> <p>00 Encoding 0 — Low frequency range selected for the crystal oscillator . 01 Encoding 1 — High frequency range selected for the crystal oscillator . 1X Encoding 2 — Very high frequency range selected for the crystal oscillator .</p>
3 HGO1	<p>High Gain Oscillator1 Select</p> <p>Controls the OSC1 crystal oscillator mode of operation Refer to the Oscillator chapter for more details.</p> <p>0 Configure crystal oscillator for low-power operation. 1 Configure crystal oscillator for high-gain operation.</p>
2 EREFS1	<p>External Reference Select</p> <p>Selects the source for the OSC1 external reference clock. Refer to the Oscillator chapter for more details.</p> <p>0 External reference clock requested. 1 Oscillator requested.</p>
1-0 Reserved	This read-only field is reserved and always has the value zero.

### 25.3.14 MCG Control 11 Register (MCG\_C11)

Address: MCG\_C11 is 4006\_4000h base + 10h offset = 4006\_4010h



#### MCG\_C11 field descriptions

Field	Description
7 PLLREFSEL1	<p>PLL1 External Reference Select</p> <p>Selects the PLL1 external reference clock source.</p> <p>0 Selects OSC0 clock source as its external reference clock. 1 Selects OSC1 clock source as its external reference clock.</p>
6 PLLCLKEN1	<p>PLL1 Clock Enable</p> <p>Enables the PLL1 independent of PLLS and enables the PLL clocks for use as MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X. (PRDIV1 needs to be programmed to the correct divider to generate a PLL1 reference clock in a valid reference range prior to setting the PLLCLKEN1 bit.) Setting PLLCLKEN1 will enable the PLL1 selected external oscillator if not already enabled. Whenever the PLL1 is being enabled by means of the PLLCLKEN1 bit, and the external oscillator is being used as the reference clock, the OSCINIT1 bit should be checked to make sure it is set.</p> <p>0 MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X are inactive 1 MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X are active unless MCG is in a bypass mode with LP=1 (BLPI or BLPE).</p>
5 PLLSTEN1	<p>PLL1 Stop Enable</p> <p>Enables the PLL1 Clock during Normal Stop (In Low Power Stop modes, the PLL1 clock gets disabled even if PLLSTEN1=1. All other power modes, PLLSTEN1 bit has no affect and does not enable the PLL1 Clock to run if it is written to 1.</p> <p>0 PLL1 clocks (MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X) are disabled in any of the Stop modes. 1 PLL1 and its clocks (MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X) are enabled if system is in Normal Stop mode.</p>
4 PLLCS	<p>PLL Clock Select</p> <p>Controls whether the PLL0 or PLL1 output is selected as the MCG source when CLKS are programmed in PLL Engaged External (PEE) mode (CLKS[1:0]=00 and IREFS=0 and PLLS=1).</p> <p>0 PLL0 output clock is selected. 1 PLL1 output clock is selected.</p>
3 Reserved	<p>This read-only field is reserved and always has the value zero.</p>
2-0 PRDIV1	<p>PLL1 External Reference Divider</p>

Table continues on the next page...

## MCG\_C11 field descriptions (continued)

Field	Description																		
	<p>Selects the amount to divide down the external reference clock selected by REFSEL2 for PLL1. The resulting frequency must be in a valid reference range. After the PLL1 is enabled (by setting either PLLCLKEN1 or PLLS), the PRDIV1 value must not be changed when LOCK1 is zero.</p> <p style="text-align: center;"><b>Table 25-18. PLL1 External Reference Divide Factor</b></p> <table border="1"> <thead> <tr> <th>PRDIV1</th> <th>Divide Factor</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>1</td> </tr> <tr> <td>001</td> <td>2</td> </tr> <tr> <td>010</td> <td>3</td> </tr> <tr> <td>011</td> <td>4</td> </tr> <tr> <td>100</td> <td>5</td> </tr> <tr> <td>101</td> <td>6</td> </tr> <tr> <td>110</td> <td>7</td> </tr> <tr> <td>111</td> <td>8</td> </tr> </tbody> </table>	PRDIV1	Divide Factor	000	1	001	2	010	3	011	4	100	5	101	6	110	7	111	8
PRDIV1	Divide Factor																		
000	1																		
001	2																		
010	3																		
011	4																		
100	5																		
101	6																		
110	7																		
111	8																		

## 25.3.15 MCG Control 12 Register (MCG\_C12)

Address: MCG\_C12 is 4006\_4000h base + 11h offset = 4006\_4011h

Bit	7	6	5	4	3	2	1	0
Read	LOLIE1	0	CME2			VDIV1		
Write								
Reset	0	0	0	0	0	0	0	0

## MCG\_C12 field descriptions

Field	Description
7 LOLIE1	<p>PLL1 Loss of Lock Interrupt Enable</p> <p>Determines if an interrupt request is made following a loss of lock indication for PLL1. This bit only has an affect when LOLS1 is set.</p> <p>0 No interrupt request is generated on loss of lock on PLL1. 1 Generate an interrupt request on loss of lock on PLL1.</p>
6 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero.</p>
5 CME2	<p>Clock Monitor Enable2</p> <p>Enables the loss of clock monitor for the OSC1 external reference clock. LOCRE2 will determine if a reset or interrupt request is generated following a loss of OSC1 external reference clock. The CME2 bit should only be set to a logic 1 when the MCG is in an operational mode that uses the external clock (PEE or</p>

*Table continues on the next page...*

**MCG\_C12 field descriptions (continued)**

Field	Description																																																																								
	<p>PBE) . Whenever the CME2 bit is set to a logic 1, the value of the RANGE1 bits in the C10 register should not be changed. CME2 bit should be set to a logic 0 before the MCG enters any Stop mode. Otherwise, a reset request may occur while in Stop mode.</p> <p>0 External clock monitor for OSC1 is disabled.                      1 Generate a reset request on loss of external clock on OSC1.</p>																																																																								
4–0 VDIV1	<p>VCO1 Divider</p> <p>Selects the amount to divide the VCO output of the PLL1. The VDIV1 bits establish the multiplication factor (M) applied to the reference clock frequency. After the PLL1 is enabled (by setting either PLLCLKEN1 or PLLS), the VDIV1 value must not be changed when LOCK1 is zero.</p> <p style="text-align: center;"><b>Table 25-20. PLL1 VCO Divide Factor</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>VDIV1</th> <th>Multiply Factor</th> <th>VDIV1</th> <th>Multiply Factor</th> <th>VDIV1</th> <th>Multiply Factor</th> <th>VDIV1</th> <th>Multiply Factor</th> </tr> </thead> <tbody> <tr><td>00000</td><td>16</td><td>01000</td><td>24</td><td>10000</td><td>32</td><td>11000</td><td>40</td></tr> <tr><td>00001</td><td>17</td><td>01001</td><td>25</td><td>10001</td><td>33</td><td>11001</td><td>41</td></tr> <tr><td>00010</td><td>18</td><td>01010</td><td>26</td><td>10010</td><td>34</td><td>11010</td><td>42</td></tr> <tr><td>00011</td><td>19</td><td>01011</td><td>27</td><td>10011</td><td>35</td><td>11011</td><td>43</td></tr> <tr><td>00100</td><td>20</td><td>01100</td><td>28</td><td>10100</td><td>36</td><td>11100</td><td>44</td></tr> <tr><td>00101</td><td>21</td><td>01101</td><td>29</td><td>10101</td><td>37</td><td>11101</td><td>45</td></tr> <tr><td>00110</td><td>22</td><td>01110</td><td>30</td><td>10110</td><td>38</td><td>11110</td><td>46</td></tr> <tr><td>00111</td><td>23</td><td>01111</td><td>31</td><td>10111</td><td>39</td><td>11111</td><td>47</td></tr> </tbody> </table>	VDIV1	Multiply Factor	00000	16	01000	24	10000	32	11000	40	00001	17	01001	25	10001	33	11001	41	00010	18	01010	26	10010	34	11010	42	00011	19	01011	27	10011	35	11011	43	00100	20	01100	28	10100	36	11100	44	00101	21	01101	29	10101	37	11101	45	00110	22	01110	30	10110	38	11110	46	00111	23	01111	31	10111	39	11111	47						
VDIV1	Multiply Factor	VDIV1	Multiply Factor	VDIV1	Multiply Factor	VDIV1	Multiply Factor																																																																		
00000	16	01000	24	10000	32	11000	40																																																																		
00001	17	01001	25	10001	33	11001	41																																																																		
00010	18	01010	26	10010	34	11010	42																																																																		
00011	19	01011	27	10011	35	11011	43																																																																		
00100	20	01100	28	10100	36	11100	44																																																																		
00101	21	01101	29	10101	37	11101	45																																																																		
00110	22	01110	30	10110	38	11110	46																																																																		
00111	23	01111	31	10111	39	11111	47																																																																		

**25.3.16 MCG Status 2 Register (MCG\_S2)**

Address: MCG\_S2 is 4006\_4000h base + 12h offset = 4006\_4012h

Bit	7	6	5	4	3	2	1	0
Read	LOLS1	LOCK1	0	PLLCST	0	0	OSCINIT1	LOCS2
Write								
Reset	0	0	0	0	0	0	0	0

**MCG\_S2 field descriptions**

Field	Description
7 LOLS1	<p>Loss of Lock2 Status</p> <p>This bit is a sticky bit indicating the lock status for the PLL1. LOLS1 is set if after acquiring lock, the PLL1 output frequency has fallen outside the lock exit frequency tolerance, D<sub>unl</sub> . LOLIE1 determines whether an interrupt request is made when LOLS1 is set. This bit is cleared by reset or by writing a logic 1 to it when set. Writing a logic 0 to this bit has no effect.</p>

*Table continues on the next page...*


## MCG\_S2 field descriptions (continued)

Field	Description
	0 PLL1 has not lost lock since LOLS1 was last cleared. 1 PLL1 has lost lock since LOLS1 was last cleared.
6 LOCK1	<b>Lock1 Status</b>  This bit indicates whether PLL1 has acquired lock. PLL1 Lock detection is disabled when not operating in either PBE or PEE mode unless PLLCLKEN1=1 and the MCG is not configured in BLPI or BLPE mode. While the PLL1 clock is locking to the desired frequency, MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X will be gated off until the LOCK1 bit gets asserted. If the lock status bit is set, changing the value of the PRDIV1[2:0] bits in the C8 register or the VDIV2[4:0] bits in the C9 register causes the lock status bit to clear and stay cleared until the PLL1 has reacquired lock. Loss of PLL1 reference clock will also cause the LOCK1 bit to clear until PLL1 has reacquired lock. Entry into LLS, VLPS, or regular Stop with PLLSTEN1=0 also causes the lock status bit to clear and stay cleared until Stop mode is exited and the PLL1 has reacquired lock. Any time the PLL1 is enabled and the LOCK1 bit is cleared, the MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X will be gated off until the LOCK1 bit is asserted again.  0 PLL1 is currently unlocked. 1 PLL1 is currently locked.
5 Reserved	This read-only field is reserved and always has the value zero.
4 PLLCST	<b>PLL Clock Select Status</b>  The PLLCST indicates the PLL clock selected by PLLCS. The PLLCST bit does not updated immediately after a write to the PLLCS bit due internal synchronization between clock domains.  0 Source of PLLCS is PLL0 clock. 1 Source of PLLCS is PLL1 clock.
3–2 Reserved	This read-only field is reserved and always has the value zero.
1 OSCINIT1	<b>OSC1 Initialization</b>  This bit is set after the initialization cycles of the 2nd crystal oscillator clock have completed. Refer to the Oscillator block guide for more details.
0 LOCS2	<b>OSC1 Loss of Clock Status</b>  This bit indicates when a loss of OSC1 external reference clock has occurred. LOCRE2 determines if a reset or interrupt is generated when LOCS2 is set. This bit is cleared by writing a logic 1 to it when set.  0 No loss of OSC1 external reference clock has occurred. 1 Loss of OSC1 external reference clock has occurred.

## 25.4 Functional Description

### 25.4.1 MCG Mode State Diagram

The nine states of the MCG are shown in the following figure and are described in [Table 25-22](#). The arrows indicate the permitted MCG mode transitions.



**Figure 25-18. MCG Mode State Diagram**

#### NOTE

- During exits from LLS or VLPS when the MCG is in PEE mode, the MCG will reset to PBE clock mode and the C1[CLKS] and S[CLKST] will automatically be set to 2'b10.
- If entering Normal Stop mode when the MCG is in PEE mode with C5[PLLSTEN]=0, the MCG will reset to PBE clock mode and C1[CLKS] and S[CLKST] will automatically be set to 2'b10.

## 25.4.1.1 MCG Modes of Operation

The MCG operates in one of the following modes.

### Note

The MCG restricts transitions between modes. For the permitted transitions, see [Figure 25-18](#).

**Table 25-22. MCG Modes of Operation**

Mode	Description
FLL Engaged Internal (FEI)	<p>FLL engaged internal (FEI) is the default mode of operation and is entered when all the following conditions occur:</p> <ul style="list-style-type: none"> <li>• C1[CLKS] bits are written to 00</li> <li>• C1[IREFS] bit is written to 1</li> <li>• C6[PLLS] bit is written to 0</li> </ul> <p>In FEI mode, MCGOUTCLK is derived from the FLL clock (DCOCLK) that is controlled by the 32 kHz Internal Reference Clock (IRC). The FLL loop will lock the DCO frequency to the FLL factor, as selected by the C4[DRST_DRS] and C4[DMX32] bits, times the internal reference frequency. Refer to the C4[DMX32] bit description for more details. In FEI mode, the PLL is disabled in a low-power state unless C5[PLLCLKEN0] is set.</p>
FLL Engaged External (FEE)	<p>FLL engaged external (FEE) mode is entered when all the following conditions occur:</p> <ul style="list-style-type: none"> <li>• C1[CLKS] bits are written to 00</li> <li>• C1[IREFS] bit is written to 0</li> <li>• C1[FRDIV] must be written to divide external reference clock to be within the range of 31.25 kHz to 39.0625 kHz</li> <li>• C6[PLLS] bit is written to 0</li> </ul> <p>In FEE mode, MCGOUTCLK is derived from the FLL clock (DCOCLK) that is controlled by the external reference clock. The FLL loop will lock the DCO frequency to the FLL factor, as selected by C4[DRST_DRS] and C4[DMX32] bits, times the external reference frequency, as specified by the C1[FRDIV] and C2[RANGE0]. Refer to the C4[DMX32] bit description for more details. In FEE mode, the PLL is disabled in a low-power state unless C5[PLLCLKEN0] is set.</p>
FLL Bypassed Internal (FBI)	<p>FLL bypassed internal (FBI) mode is entered when all the following conditions occur:</p> <ul style="list-style-type: none"> <li>• C1[CLKS] bits are written to 01</li> <li>• C1[IREFS] bit is written to 1</li> <li>• C6[PLLS] is written to 0</li> <li>• C2[LP] is written to 0</li> </ul> <p>In FBI mode, the MCGOUTCLK is derived either from the slow (32 kHz IRC) or fast (4 MHz IRC) internal reference clock, as selected by the C2[IREFS] bit. The FLL is operational but its output is not used. This mode is useful to allow the FLL to acquire its target frequency while the MCGOUTCLK is driven from the C2[IREFS] selected internal reference clock. The FLL clock (DCOCLK) is controlled by the slow internal reference clock, and the DCO clock frequency locks to a multiplication factor, as selected by the C4[DRST_DRS] and C4[DMX32] bits, times the internal reference frequency. Refer to the C4[DMX32] bit description for more details. In FBI mode, the PLL is disabled in a low-power state unless C5[PLLCLKEN0] is set.</p>

*Table continues on the next page...*

**Table 25-22. MCG Modes of Operation (continued)**

Mode	Description
FLL Bypassed External (FBE)	<p>FLL bypassed external (FBE) mode is entered when all the following conditions occur:</p> <ul style="list-style-type: none"> <li>• C1[CLKS] bits are written to 10</li> <li>• C1[IREFS] bit is written to 0</li> <li>• C1[FRDIV] must be written to divide external reference clock to be within the range of 31.25 kHz to 39.0625 kHz.</li> <li>• C6[PLLS] bit is written to 0</li> <li>• C2[LP] is written to 0</li> </ul> <p>In FBE mode, the MCGOUTCLK is derived from the OSCSEL external reference clock. The FLL is operational but its output is not used. This mode is useful to allow the FLL to acquire its target frequency while the MCGOUTCLK is driven from the external reference clock. The FLL clock (DCOCLK) is controlled by the external reference clock, and the DCO clock frequency locks to a multiplication factor, as selected by the C4[DRST_DRS] and C4[DMX32] bits, times the divided external reference frequency. Refer to the C4[DMX32] bit description for more details. In FBI mode the PLL is disabled in a low-power state unless C5[PLLCLKEN0] is set.</p>
PLL Engaged External (PEE)	<p>PLL Engaged External (PEE) mode is entered when all the following conditions occur:</p> <ul style="list-style-type: none"> <li>• C1[CLKS] bits are written to 00</li> <li>• C1[IREFS] bit is written to 0</li> <li>• C6[PLLS] bit is written to 1</li> </ul> <p>In PEE mode, the MCGOUTCLK is derived from either the output of PLL0 or PLL1 (depending on the C11[PLLCS] bit) which are controlled by a selectable PLL reference clock. The selected PLL clock frequency locks to a multiplication factor, as specified by its corresponding VDIV, times the selected PLL reference frequency, as specified by its corresponding PRDIV. The PLL's programmable reference divider must be configured to produce a valid PLL reference clock. The FLL is disabled in a low-power state.</p>
PLL Bypassed External (PBE)	<p>PLL Bypassed External (PBE) mode is entered when all the following conditions occur:</p> <ul style="list-style-type: none"> <li>• C1[CLKS] bits are written to 10</li> <li>• C1[IREFS] bit is written to 0</li> <li>• C6[PLLS] bit is written to 1</li> <li>• C2[LP] bit is written to 0</li> </ul> <p>In PBE mode, MCGOUTCLK is derived from the OSCSEL external reference clock; the PLL selected by C11[PLLCS] is operational, but its output clock is not used. This mode is useful to allow the PLLCS selected PLL to acquire its target frequency while MCGOUTCLK is driven from the external reference clock. The C11[PLLCS] selected PLL clock frequency locks to a multiplication factor, as specified by its [VDIV], times the PLL reference frequency, as specified by its [PRDIV]. In preparation for transition to PEE, the PLL's programmable reference divider must be configured to produce a valid PLL reference clock. The FLL is disabled in a low-power state.</p>

*Table continues on the next page...*

**Table 25-22. MCG Modes of Operation (continued)**

Mode	Description
Bypassed Low Power Internal (BLPI) <sup>1</sup>	<p>Bypassed Low Power Internal (BLPI) mode is entered when all the following conditions occur:</p> <ul style="list-style-type: none"> <li>• C1[CLKS] bits are written to 01</li> <li>• C1[IREFS] bit is written to 1</li> <li>• C6[PLLS] bit is written to 0</li> <li>• C2[LP] bit is written to 1</li> </ul> <p>In BLPI mode, MCGOUTCLK is derived from the internal reference clock. The FLL is disabled and PLL is disabled even if the C5[PLLCLKEN0] is set to 1.</p>
Bypassed Low Power External (BLPE)	<p>Bypassed Low Power External (BLPE) mode is entered when all the following conditions occur:</p> <ul style="list-style-type: none"> <li>• C1[CLKS] bits are written to 10</li> <li>• C1[IREFS] bit is written to 0</li> <li>• C2[LP] bit is written to 1</li> </ul> <p>In BLPE mode, MCGOUTCLK is derived from the OSCSEL external reference clock. The FLL is disabled and PLL is disabled even if the C5[PLLCLKEN0] is set to 1.</p>
Stop	<p>Entered whenever the MCU enters a Stop state. The power modes are chip specific. For power mode assignments, see the chapter that describes how modules are configured and MCG behavior during Stop recovery. Entering Stop mode, the FLL is disabled, and all MCG clock signals are static except in the following case:</p> <p>MCGPLLCLK is active in Normal Stop mode when PLLSTEN=1</p> <p>MCGIRCLK is active in Stop mode when all the following conditions become true:</p> <ul style="list-style-type: none"> <li>• C1[IRCLKEN] = 1</li> <li>• C1[IREFSTEN] = 1</li> </ul> <p><b>NOTE:</b></p> <ul style="list-style-type: none"> <li>• When entering Low Power Stop modes (LLS or VLPS) from PEE mode, on exit the MCG clock mode is forced to PBE clock mode, the C1[CLKS] and S[CLKST] will be configured to 2'b10 and S[LOCK0] bit will be cleared without setting S[LOLS0].</li> <li>• When entering Normal Stop mode from PEE mode and if C5[PLLSTEN0]=0, on exit the MCG clock mode is forced to PBE mode, the C1[CLKS] and S[CLKST] will be configured to 2'b10 and S[LOCK0] bit will clear without setting S[LOLS0]. If C5[PLLSTEN0]=1, the S[LOCK0] bit will not get cleared and on exit the MCG will continue to run in PEE mode.</li> </ul>

1. If entering VLPR mode, MCG has to be configured and enter BLPE mode or BLPI mode with the 4 MHz IRC clock selected (C2[IRCS]=1). Once in VLPR mode, writes to any of the MCG control registers that can cause a MCG clock mode switch to a non low power clock mode must be avoided.

## NOTE

For the chip-specific modes of operation, refer to the power management chapter of this MCU.

### 25.4.1.2 MCG Mode Switching

The C1[IREFS] bit can be changed at any time, but the actual switch to the newly selected reference clocks is shown by the S[IREFST] bit. When switching between engaged internal and engaged external modes, the FLL will begin locking again after the switch is completed.

The C1[CLKS] bits can also be changed at anytime, but the actual switch to the newly selected clock is shown by the S[CLKST] bits. If the newly selected clock is not available, the previous clock will remain selected.

The C4[DRST\_DRS] write bits can be changed at anytime except when C2[LP] bit is 1. If the C4[DRST\_DRS] write bits are changed while in FLL engaged internal (FEI) or FLL engaged external (FEE), the MCGOUTCLK will switch to the new selected DCO range within three clocks of the selected DCO clock. After switching to the new DCO, the FLL remains unlocked for several reference cycles. DCO startup time is equal to the FLL acquisition time. After the selected DCO startup time is over, the FLL is locked. The completion of the switch is shown by the C4[DRST\_DRS] read bits.

### 25.4.2 Low Power Bit Usage

The C2[LP] bit is provided to allow the FLL or PLL to be disabled and thus conserve power when these systems are not being used. The C4[DRST\_DRS] can not be written while C2[LP] bit is 1. However, in some applications, it may be desirable to enable the FLL or PLL and allow it to lock for maximum accuracy before switching to an engaged mode. Do this by writing C2[LP] to 0.

### 25.4.3 MCG Internal Reference Clocks

This module supports two internal reference clocks with nominal frequencies of 32 kHz (slow IRC) and 4 MHz (fast IRC). The fast IRC frequency can be divided down by programming of the FCRDIV to produce a frequency range of 32 kHz to 4 MHz.

#### 25.4.3.1 MCG Internal Reference Clock

The MCG Internal Reference Clock (MCGIRCLK) provides a clock source for other on-chip peripherals and is enabled when C1[IRCLKEN]=1. When enabled, MCGIRCLK is driven by either the fast internal reference clock (4 MHz IRC which can be divided down by the FRDIV factors) or the slow internal reference clock (32 kHz IRC). The IRCS clock frequency can be re-targeted by trimming the period of its IRCS selected internal

reference clock. This can be done by writing a new trim value to the C3[SCTRIM]:C4[SCFTRIM] bits when the slow IRC clock is selected or by writing a new trim value to the C4[FCTRIM] bits when the fast IRC clock is selected. The internal reference clock period is proportional to the trim value written.

C3[SCTRIM]:C4[SCFTRIM] (if C2[IRCS]=0) and C4[FCTRIM] (if C2[IRCS]=1) bits affect the MCGOUTCLK frequency if the MCG is in FBI or BLPI modes.

C3[SCTRIM]:C4[SCFTRIM] (if C2[IRCS]=0) bits also affect the MCGOUTCLK frequency if the MCG is in FEI mode.

Additionally, this clock can be enabled in Stop mode by setting C1[IRCLKEN] and C1[IREFSTEN], otherwise this clock is disabled in Stop mode.

### 25.4.4 External Reference Clock

The MCG module can support an external reference clock in all modes. Refer to the device datasheet for external reference frequency range. When C1[IREFS] is set, the external reference clock will not be used by the FLL or PLL. In these modes, the frequency can be equal to the maximum frequency the chip-level timing specifications will support.

If any of the CME bits are asserted the slow internal reference clock is enabled along with the enabled external clock monitor. For the case when C6[CME0]=1, a loss of clock is detected if the OSC0 external reference falls below a minimum frequency ( $f_{loc\_high}$  or  $f_{loc\_low}$  depending on C2[RANGE0]). For the case when C12[CME2]=1, a loss of clock is detected if the OSC1 external reference falls below a minimum frequency ( $f_{loc\_high}$  or  $f_{loc\_low}$  depending on C10[RANGE1]). For the case when C8[CME1]=1, a loss of clock is detected if the RTC external reference falls below a minimum frequency ( $f_{loc\_low}$ ).

Upon detect of a loss of clock event, the MCU generates a system reset if the respective LOCRE bit is set. Otherwise the MCG sets the respective LOCS bit and the MCG generates a LOCS interrupt request. In the case where a OSC0 or OSC1 loss of clock is detected the respective PLL's LOCK status bit is cleared if the OSC clock that is lost was selected as the PLL reference clock.

### 25.4.5 MCG Fixed Frequency Clock

The MCG Fixed Frequency Clock (MCGFFCLK) provides a fixed frequency clock source for other on-chip peripherals. This clock is driven by either the slow clock from the internal reference clock generator or the external reference clock from the Crystal Oscillator, divided by the FLL reference clock divider. The source of MCGFFCLK is selected by C1[IREFS]. Additionally, this clock is divided by two.

This clock is synchronized to the peripheral bus clock and is only valid when it's frequency is not more than 1/8 of the MCGOUTCLK frequency. When it is not valid, it is disabled and held high. The MCGFFCLK is not available when the MCG is in BLPI mode. This clock is also disabled in Stop mode. The FLL reference clock must be set within the valid frequency range for the MCGFFCLK.

## 25.4.6 MCG PLL Clock

The MCG PLL Clocks (MCGPLL0CLK, MCGPLL0CLK2X, MCGDDRCLK, MCGPLL1CLK, MCGPLL1CLK2X) are available depending on the device's configuration of the MCG module and DDR interface. For more details, refer to the clock distribution chapter of this MCU. The MCGPLLCLK is prevented from coming out of the MCG until it is enabled and S[LOCK0] is set.

## 25.4.7 MCG Auto TRIM (ATM)

The MCG Auto Trim (ATM) is a MCG feature that when enabled, it configures the MCG hardware to automatically trim the MCG Internal Reference Clocks using an external clock as a reference. The selection between which MCG IRC clock gets tested and enabled is controlled by the ATC[ATMS] control bit (ATC[ATMS]=0 selects the 32 kHz IRC and ATC[ATMS]=1 selects the 4 MHz IRC). If 4 MHz IRC is selected for the ATM, a divide by 128 is enabled to divide down the 4 MHz IRC to a range of 31.250 kHz.

When MCG ATM is enabled by writing ATC[ATME] bit to 1, The ATM machine will start auto trimming the selected IRC clock. During the autotrim process, ATC[ATME] will remain asserted and will deassert after ATM is completed or an abort occurs. The MCG ATM is aborted if a write to any of the following control registers is detected including: C1, C3, C4, or ATC or if Stop mode is entered. If an abort occurs, ATC[ATMF] fail flag is asserted.

The ATM machine uses the bus clock as the external reference clock to perform the IRC auto-trim. Therefore, it is required that the MCG is configured in a clock mode where the reference clock used to generate the system clock is the external reference clock such as FBE clock mode. The MCG must not be configured in a clock mode where selected IRC ATM clock is used to generate the system clock. The bus clock is also required to be running with in the range of 8 - 16 MHz.

To perform the ATM on the selected IRC, the ATM machine uses the successive approximation technique to adjust the IRC trim bits to generate the desired IRC trimmed frequency. The ATM SARs each of the ATM IRC trim bits starting with the MSB. For each trim bit test, the ATM uses a pulse that is generated by the ATM selected IRC clock

to enable a counter that counts number of ATM external clocks. At end of each trim bit, the ATM external counter value is compared to the ATCV[15:0] register value. Based on the comparison result, the ATM trim bit under test will get cleared or stay asserted. This is done until all trim bits have been tested by ATM SAR machine.

Before the ATM can be enabled, the ATM expected count needs to get derived and stored into the ATCV register. The ATCV expected count is derived based on the required target Internal Reference Clock (IRC) frequency, the frequency of the external reference clock, and using the following formula:

$$\text{ATCV Expected Count Value} = 21 * (\text{Fe} / \text{Fr})$$

- Fr = Target Internal Reference Clock (IRC) Trimmed Frequency
- Fe = External Clock Frequency

If the auto trim is being performed on the 4 MHz IRC, the calculated expected count value must be multiplied by 128 before storing it in the ATCV register. Therefore, the ATCV Expected Count Value for trimming the 4 MHz IRC is calculated using the following formula.

$$\text{Expected Count Value} = (\text{Fe} / \text{Fr}) * 21 * (128)$$

## 25.5 Initialization / Application Information

This section describes how to initialize and configure the MCG module in an application. The following sections include examples on how to initialize the MCG and properly switch between the various available modes.

### 25.5.1 MCG Module Initialization Sequence

The MCG comes out of reset configured for FEI mode. The internal reference will stabilize in  $t_{\text{irefsts}}$  microseconds before the FLL can acquire lock. As soon as the internal reference is stable, the FLL will acquire lock in  $t_{\text{fll\_acquire}}$  milliseconds.

### 25.5.1.1 Initializing the MCG

Because the MCG comes out of reset in FEI mode, the only MCG modes that can be directly switched to upon reset are FEE, FBE, and FBI modes (see [Figure 25-18](#)). Reaching any of the other modes requires first configuring the MCG for one of these three intermediate modes. Care must be taken to check relevant status bits in the MCG status register reflecting all configuration changes within each mode.

To change from FEI mode to FEE or FBE modes, follow this procedure:

1. Enable the external clock source by setting the appropriate bits in C2 register.
2. Write to C1 register to select the clock mode.
  - If entering FEE mode, set C1[FRDIV] appropriately, clear the C1[IREFS] bit to switch to the external reference, and leave the C1[CLKS] bits at 2'b00 so that the output of the FLL is selected as the system clock source.
  - If entering FBE, clear the C1[IREFS] bit to switch to the external reference and change the C1[CLKS] bits to 2'b10 so that the external reference clock is selected as the system clock source. The C1[FRDIV] bits should also be set appropriately here according to the external reference frequency to keep the FLL reference clock in the range of 31.25 kHz to 39.0625 kHz. Although the FLL is bypassed, it is still on in FBE mode.
  - The internal reference can optionally be kept running by setting the C1[IRCLKEN] bit. This is useful if the application will switch back and forth between internal and external modes. For minimum power consumption, leave the internal reference disabled while in an external clock mode.
3. Once the proper configuration bits have been set, wait for the affected bits in the MCG status register to be changed appropriately, reflecting that the MCG has moved into the proper mode.
  - If the MCG is in FEE, FBE, PEE, PBE, or BLPE mode, and C2[EREFS0] was also set in step 1, wait here for S[OSCINIT0] bit to become set indicating that the external clock source has finished its initialization cycles and stabilized.
  - If in FEE mode, check to make sure the S[IREFST] bit is cleared before moving on.
  - If in FBE mode, check to make sure the S[IREFST] bit is cleared and S[CLKST] bits have changed to 2'b10 indicating the external reference clock has been appropriately selected. Although the FLL is bypassed, it is still on in FBE mode.
4. Write to the C4 register to determine the DCO output (MCGFLLCLK) frequency range.

- By default, with C4[DMX32] cleared to 0, the FLL multiplier for the DCO output is 640. For greater flexibility, if a mid-low-range FLL multiplier of 1280 is desired instead, set C4[DRST\_DRS] bits to 2'b01 for a DCO output frequency of 40 MHz. If a mid high-range FLL multiplier of 1920 is desired instead, set the C4[DRST\_DRS] bits to 2'b10 for a DCO output frequency of 60 MHz. If a high-range FLL multiplier of 2560 is desired instead, set the C4[DRST\_DRS] bits to 2'b11 for a DCO output frequency of 80 MHz.
  - When using a 32.768 kHz external reference, if the maximum low-range DCO frequency that can be achieved with a 32.768 kHz reference is desired, set C4[DRST\_DRS] bits to 2'b00 and set C4[DMX32] bit to 1. The resulting DCO output (MCGOUTCLK) frequency with the new multiplier of 732 will be 24 MHz.
  - When using a 32.768 kHz external reference, if the maximum mid-range DCO frequency that can be achieved with a 32.768 kHz reference is desired, set C4[DRST\_DRS] bits to 2'b01 and set C4[DMX32] bit to 1. The resulting DCO output (MCGOUTCLK) frequency with the new multiplier of 1464 will be 48 MHz.
  - When using a 32.768 kHz external reference, if the maximum mid high-range DCO frequency that can be achieved with a 32.768 kHz reference is desired, set C4[DRST\_DRS] bits to 2'b10 and set C4[DMX32] bit to 1. The resulting DCO output (MCGOUTCLK) frequency with the new multiplier of 2197 will be 72 MHz.
  - When using a 32.768 kHz external reference, if the maximum high-range DCO frequency that can be achieved with a 32.768 kHz reference is desired, set C4[DRST\_DRS] bits to 2'b11 and set C4[DMX32] bit to 1. The resulting DCO output (MCGOUTCLK) frequency with the new multiplier of 2929 will be 96 MHz.
5. Wait for the FLL lock time to guarantee FLL is running at new C4[DRST\_DRS] and C4[DMX32] programmed frequency.

To change from FEI clock mode to FBI clock mode, follow this procedure:

1. Change C1[CLKS] bits in C1 register to 2'b01 so that the internal reference clock is selected as the system clock source.
2. Wait for S[CLKST] bits in the MCG status register to change to 2'b01, indicating that the internal reference clock has been appropriately selected.
3. Write to the C2 register to determine the IRCS output (IRCSCLK) frequency range.

- By default, with C2[IRCS] cleared to 0, the IRCS selected output clock is the slow internal reference clock (32 kHz IRC). If the faster IRC is desired, set C2[IRCS] bit to 1 for a IRCS clock derived from the 4 MHz IRC source.

## 25.5.2 Using a 32.768 kHz Reference

In FEE and FBE modes, if using a 32.768 kHz external reference, at the default FLL multiplication factor of 640, the DCO output (MCGFLLCLK) frequency is 20.97 MHz at low-range. If C4[DRST\_DRS] bits are set to 2'b01, the multiplication factor is doubled to 1280, and the resulting DCO output frequency is 41.94 Mhz at mid-low-range. If C4[DRST\_DRS] bits are set to 2'b10, the multiplication factor is set to 1920, and the resulting DCO output frequency is 62.91 MHz at mid high-range. If C4[DRST\_DRS] bits are set to 2'b11, the multiplication factor is set to 2560, and the resulting DCO output frequency is 83.89 MHz at high-range.

In FBI and FEI modes, setting C4[DMX32] bit is not recommended. If the internal reference is trimmed to a frequency above 32.768 kHz, the greater FLL multiplication factor could potentially push the microcontroller system clock out of specification and damage the part.

## 25.5.3 MCG Mode Switching

When switching between operational modes of the MCG, certain configuration bits must be changed in order to properly move from one mode to another. Each time any of these bits are changed (C6[PLLS], C1[IREFS], C1[CLKS], C2[IRCS], or C2[EREFS0]), the corresponding bits in the MCG status register (PLLST, IREFST, CLKST, IRCST, or OSCINIT) must be checked before moving on in the application software.

Additionally, care must be taken to ensure that the reference clock divider (C1[FRDIV] and C5[PRDIV0]) is set properly for the mode being switched to. For instance, in PEE mode, if using a 16 MHz crystal, C5[PRDIV0] must be set to 3'b000 (divide-by-1) or 3'b001 (divide -by-2) in order to divide the external reference down to the required frequency between 8 and 16 MHz.

In FBE, FEE, FBI, and FEI modes, at any time, the application can switch the FLL multiplication factor between 640, 1280, 1920, and 2560 with C4[DRST\_DRS] bits. Writes to C4[DRST\_DRS] bits will be ignored if C2[LP]=1.

The table below shows MCGOUTCLK frequency calculations using C1[FRDIV], C5[PRDIV0], and C6[VDIV0] settings for each clock mode.

**Table 25-23. MCGOUTCLK Frequency Calculation Options**

Clock Mode	$f_{\text{MCGOUTCLK}}^1$	Note
FEI (FLL engaged internal)	$(f_{\text{int}} * F)$	Typical $f_{\text{MCGOUTCLK}} = 20$ MHz immediately after reset.
FEE (FLL engaged external)	$(f_{\text{ext}} / \text{FLL\_R}) * F$	$f_{\text{ext}} / \text{FLL\_R}$ must be in the range of 31.25 kHz to 39.0625 kHz
FBE (FLL bypassed external)	$f_{\text{ext}}$	$f_{\text{ext}} / \text{FLL\_R}$ must be in the range of 31.25 kHz to 39.0625 kHz
FBI (FLL bypassed internal)	$f_{\text{int}}$	Typical $f_{\text{int}} = 32$ kHz
PEE (PLL engaged external)	$(f_{\text{ext}} / \text{PLL\_R}) * M$	$f_{\text{ext}} / \text{PLL\_R}$ must be in the range of 8 – 16 MHz
PBE (PLL bypassed external)	$f_{\text{ext}}$	$f_{\text{ext}} / \text{PLL\_R}$ must be in the range of 8 – 16 MHz
BLPI (Bypassed low power internal)	$f_{\text{int}}$	
BLPE (Bypassed low power external)	$f_{\text{ext}}$	

1. FLL\_R is the reference divider selected by the C1[FRDIV] bits, PLL\_R is the reference divider selected by C5[PRDIV0] bits, F is the FLL factor selected by C4[DRST\_DRS] and C4[DMX32] bits, and M is the multiplier selected by C6[VDIV0] bits.

This section will include 3 mode switching examples using an 16 MHz external crystal. If using an external clock source less than 8 MHz, the MCG should not be configured for any of the PLL modes (PEE and PBE).

### 25.5.3.1 Example 1: Moving from FEI to PEE Mode with OSC0 as the source for the external crystal clock: External Crystal = 16 MHz, MCGOUTCLK Frequency = 128 MHz

In this example, the MCG will move through the proper operational modes from FEI to PEE to achieve 128 MHz MCGOUTCLK frequency from 16 MHz external crystal reference. First, the code sequence will be described. Then a flowchart will be included which illustrates the sequence.

1. First, FEI must transition to FBE mode:
  - a. C2 = 0x1C
    - C2[RANGE0] set to 2'b10 because the frequency of 16 MHz is within the high frequency range
    - C2[HGO0] set to 1 to configure the crystal oscillator for high gain operation
    - C2[EREFS0] set to 1, because a crystal is being used
  - b. C1 = 0xA0

- C1[CLKS] set to 2'b10 in order to select external reference clock as system clock source
  - C1[FRDIV] set to 3'b100, or divide-by-512 because  $8 \text{ MHz} / 512 = 31.25 \text{ kHz}$  which is in the 31.25 kHz to 39.0625 kHz range required by the FLL
  - C1[IREFS] cleared to 0, selecting the external reference clock and enabling the external oscillator.
- c. Loop until S[OSCINIT0] is 1, indicating the crystal selected by C2[EREFS0] has been initialized..
  - d. Loop until S[IREFST] is 0, indicating the external reference is the current source for the reference clock
  - e. Loop until S[CLKST] is 2'b10, indicating that the external reference clock is selected to feed MCGOUTCLK
2. Then configure C5[PRDIV0] to generate correct PLL reference frequency.
    - a. C5 = 0x01
      - C5[PRDIV0] set to 3'b001, or divide-by-2 resulting in a pll reference frequency of  $16 \text{ MHz} / 2 = 8 \text{ MHz}$ .
      - C5[PLLREFSEL0] set to 1'b0 to select the external reference clock from OSC0 as the reference clock to the PLL.
  3. Then, FBE must transition either directly to PBE mode or first through BLPE mode and then to PBE mode:
    - a. BLPE: If a transition through BLPE mode is desired, first set C2[LP] to 1.
    - b. BLPE/PBE: C6 = 0x40
      - C6[PLLS] set to 1, selects the PLL. At this time, with a C1[PRDIV] value of 2'b001, the PLL reference divider is 2 (see PLL External Reference Divide Factor table), resulting in a reference frequency of  $16 \text{ MHz} / 2 = 8 \text{ MHz}$ . In BLPE mode, changing the C6[PLLS] bit only prepares the MCG for PLL usage in PBE mode.
      - C6[VDIV0] set to 5'b0000, or multiply-by-16 because  $8 \text{ MHz reference} * 16 = 128 \text{ MHz}$ . In BLPE mode, the configuration of the VDIV bits does not matter because the PLL is disabled. Changing them only sets up the multiply value for PLL usage in PBE mode.
    - c. BLPE: If transitioning through BLPE mode, clear C2[LP] to 0 here to switch to PBE mode.

- d. PBE: Loop until S[PLLST] is set, indicating that the current source for the PLLS clock is the PLL.
  - e. PBE: Then loop until S[LOCK0] is set, indicating that the PLL has acquired lock.
4. Lastly, PBE mode transitions into PEE mode:
- a. C1 = 0x20
    - C1[CLKS] set to 2'b00 in order to select the output of the PLL as the system clock source.
  - b. Loop until S[CLKST] are 2'b11, indicating that the PLL output is selected to feed MCGOUTCLK in the current clock mode.
    - Now, With PRDIV0 of divide-by-2, and C6[VDIV0] of multiply-by-16,  $MCGOUTCLK = [(16 \text{ MHz} / 2) * 16] = 128 \text{ MHz}$ .




Figure 25-19. Flowchart of FEI to PEE Mode Transition using an 16 MHz crystal  
K61 Sub-Family Reference Manual, Rev. 2, Dec 2011

### 25.5.3.2 Example 2: Moving from PEE to BLPI Mode: MCGOUTCLK Frequency =32 kHz

In this example, the MCG will move through the proper operational modes from PEE mode with a 16 MHz crystal configured for a 128 MHz MCGOUTCLK frequency (see previous example) to BLPI mode with a 32 kHz MCGOUTCLK frequency. First, the code sequence will be described. Then a flowchart will be included which illustrates the sequence.

1. First, PEE must transition to PBE mode:
  - a. C1 = 0x40
    - C1[CLKS] set to 2'b10 in order to switch the system clock source to the external reference clock.
  - b. Loop until S[CLKST] are 2'b10, indicating that the external reference clock is selected to feed MCGOUTCLK.
2. Then, PBE must transition either directly to FBE mode or first through BLPE mode and then to FBE mode:
  - a. BLPE: If a transition through BLPE mode is desired, first set C2[LP] to 1
  - b. BLPE/FBE: C6 = 0x00
    - C6[PLLS] clear to 0 to select the FLL. At this time, with C1[FRDIV] value of 3'b100, the FLL divider is set to 512, resulting in a reference frequency of  $16 \text{ MHz} / 512 = 31.25 \text{ kHz}$ . If C1[FRDIV] was not previously set to 3'b100 (necessary to achieve required 31.25-39.06 kHz FLL reference frequency with an 16 MHz external source frequency), it must be changed prior to clearing C6[PLLS] bit. In BLPE mode, changing this bit only prepares the MCG for FLL usage in FBE mode. With C6[PLLS] = 0, the C6[VDIV0] value does not matter.
  - c. BLPE: If transitioning through BLPE mode, clear C2[LP] to 0 here to switch to FBE mode.
  - d. FBE: Loop until S[PLLST] is cleared, indicating that the current source for the PLLS clock is the FLL.
3. Next, FBE mode transitions into FBI mode:
  - a. C1 = 0x64

- C1[CLKS] set to 2'b01 in order to switch the system clock to the internal reference clock.
  - C1[IREFS] set to 1 to select the internal reference clock as the reference clock source.
  - C1[FRDIV] remain unchanged because the reference divider does not affect the internal reference.
- b. Loop until S[IREFST] is 1, indicating the internal reference clock has been selected as the reference clock source.
- c. Loop until S[CLKST] are 2'b01, indicating that the internal reference clock is selected to feed MCGOUTCLK.
4. Lastly, FBI transitions into BLPI mode.
- a. C2 = 0x22
- C2[LP] is 1
  - C2[RANGE0], C2[HGO0], C2[EREFS0], C1[IRCLKEN], and C1[IREFSTEN] bits are ignored when the C1[IREFS] bit is set. They can remain set, or be cleared at this point.




Figure 25-20. Flowchart of PEE to BLPI Mode Transition using an 16 MHz crystal

### 25.5.3.3 Example 3: Moving from BLPI to FEE Mode

In this example, the MCG will move through the proper operational modes from BLPI mode at a 32 kHz MCGOUTCLK frequency running off the internal reference clock (see previous example) to FEE mode using a 16 MHz crystal configured for a 20 MHz MCGOUTCLK frequency. First, the code sequence will be described. Then a flowchart will be included which illustrates the sequence.

1. First, BLPI must transition to FBI mode.
  - a.  $C2 = 0x00$ 
    - $C2[LP]$  is 0
2. Next, FBI will transition to FEE mode.
  - a.  $C2 = 0x2C$ 
    - $C2[RANGE0]$  set to  $2'b10$  because the frequency of 16 MHz is within the high frequency range.
    - $C2[HGO0]$  set to 1 to configure the crystal oscillator for high gain operation.
    - $C2[EREFS0]$  set to 1, because a crystal is being used.
  - b.  $C1 = 0x20$ 
    - $C1[CLKS]$  set to  $2'b00$  in order to select the output of the FLL as system clock source.
    - $C1[FRDIV]$  remain at  $3'b100$ , or divide-by-512 for a reference of  $16\text{ MHz} / 512 = 31.25\text{ kHz}$ .
    - $C1[IREFS]$  cleared to 0, selecting the external reference clock.
  - c. Loop until  $S[OSCINIT0]$  is 1, indicating the crystal selected by the  $C2[EREFS0]$  bit has been initialized.
  - d. Loop until  $S[IREFST]$  is 0, indicating the external reference clock is the current source for the reference clock.
  - e. Loop until  $S[CLKST]$  are  $2'b00$ , indicating that the output of the FLL is selected to feed MCGOUTCLK.
  - f. Now, with a 31.25 kHz reference frequency, a fixed DCO multiplier of 640,  $MCGOUTCLK = 31.25\text{ kHz} * 640 / 1 = 20\text{ MHz}$ .
  - g. At this point, by default, the  $C4[DRST\_DRS]$  bits are set to  $2'b00$  and  $C4[DMX32]$  is cleared to 0. If the MCGOUTCLK frequency of 40 MHz is desired instead, set the  $C4[DRST\_DRS]$  bits to  $0x01$  to switch the FLL

multiplication factor from 640 to 1280. To return the MCGOUTCLK frequency to 20 MHz, set C4[DRST\_DRS] bits to 2'b00 again, and the FLL multiplication factor will switch back to 640.




Figure 25-21. Flowchart of BLPI to FEE Mode Transition using an 16 MHz crystal



# Chapter 26

## Oscillator (OSC)

### 26.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The OSC module is a crystal oscillator. The module, in conjunction with an external crystal or resonator, generates a reference clock for the MCU.

### 26.2 Features and Modes

Key features of the module are:

- Supports 32 kHz crystals (Low Range mode)
- Supports 3–8 MHz, 8–32 MHz crystals and resonators (High Range mode)
- Automatic Gain Control (AGC) to optimize power consumption in high frequency ranges 3–8 MHz, 8–32 MHz using low-power mode
- High gain option in frequency ranges: 32 kHz, 3–8 MHz, and 8–32 MHz
- Voltage and frequency filtering to guarantee clock frequency and stability
- Optionally external input bypass clock from EXTAL signal directly
- One clock for MCU clock system
- Two clocks for on-chip peripherals that can work in Stop modes

[Functional Description](#) describes the module's operation in more detail.

## 26.3 Block Diagram

The OSC module uses a crystal or resonator to generate three filtered oscillator clock signals. Three clocks are output from OSC module: OSCCLK for MCU system, OSCERCLK for on-chip peripherals, and OSC32KCLK. The OSCCLK can only work in run mode. OSCERCLK and OSC32KCLK can work in low power modes. For the clock source assignments, refer to the clock distribution information of this MCU.

Refer to the chip configuration chapter for the external reference clock source in this MCU.

The following figure shows the block diagram of the OSC module.




Figure 26-1. OSC Module Block Diagram

## 26.4 OSC Signal Descriptions

The following table shows the user-accessible signals available for the OSC module. Refer to signal multiplexing information for this MCU for more details.

Table 26-1. OSC Signal Descriptions

Signal	Description	I/O
EXTAL	External clock/Oscillator input	I
XTAL	Oscillator output	O

## 26.5 External Crystal / Resonator Connections

The connections for a crystal/resonator frequency reference are shown in the following figures. When using low-frequency, low-power mode, the only external component is the crystal or ceramic resonator itself. In the other oscillator modes, load capacitors ( $C_x$ ,  $C_y$ ) and feedback resistor ( $R_F$ ) are required. The following table shows all possible connections.

Table 26-2. External Crystal/Resonator Connections

Oscillator Mode	Connections
Low-frequency (32 kHz), low-power	Connection 1
Low-frequency (32 kHz), high-gain	Connection 2/Connection 3 <sup>1</sup>
High-frequency (3~32 MHz), low-power	Connection 1/Connection 3 <sup>2,2</sup>
High-frequency (3~32 MHz), high-gain	Connection 2/Connection 3 <sup>2</sup>

1. When the load capacitors ( $C_x$ ,  $C_y$ ) are greater than 30 pF, use Connection 3.
2. With the low-power mode, the oscillator has the internal feedback resistor  $R_F$ . Therefore, the feedback resistor must not be externally with the Connection 3.




Figure 26-2. Crystal/Ceramic Resonator Connections - Connection 1




Figure 26-3. Crystal/Ceramic Resonator Connections - Connection 2

**NOTE**

Connection 1 and Connection 2 should use internal capacitors as the load of the oscillator by configuring the CR[SCxP] bits.




Figure 26-4. Crystal/Ceramic Resonator Connections - Connection 3

## 26.6 External Clock Connections

In external clock mode, the pins can be connected as shown below.

**NOTE**

XTAL can be used as a GPIO when the GPIO alternate function is configured for it.




Figure 26-5. External Clock Connections

## 26.7 Memory Map/Register Definitions

Some oscillator module register bits are typically incorporated into other peripherals such as MCG or SIM.

### 26.7.1 OSC Memory Map/Register Definition

#### OSC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_5000	OSC Control Register (OSC0_CR)	8	R/W	00h	<a href="#">26.71.1/679</a>
400E_5000	OSC Control Register (OSC1_CR)	8	R/W	00h	<a href="#">26.71.1/679</a>

#### 26.71.1 OSC Control Register (OSCx\_CR)

#### NOTE

After OSC is enabled and starts generating the clocks, the configurations such as low power and frequency range, must not be changed.

Addresses: OSC0\_CR is 4006\_5000h base + 0h offset = 4006\_5000h

OSC1\_CR is 400E\_5000h base + 0h offset = 400E\_5000h

Bit	7	6	5	4	3	2	1	0
Read	ERCLKEN	0	EREFSTEN	0	SC2P	SC4P	SC8P	SC16P
Write								
Reset	0	0	0	0	0	0	0	0

## OSCx\_CR field descriptions

Field	Description
7 ERCLKEN	External Reference Enable Enables external reference clock (OSCERCLK). 0 External reference clock is inactive. 1 External reference clock is enabled.
6 Reserved	This read-only field is reserved and always has the value zero.
5 EREFSTEN	External Reference Stop Enable Controls whether or not the external reference clock (OSCERCLK) remains enabled when MCU enters Stop mode. 0 External reference clock is disabled in Stop mode. 1 External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode.
4 Reserved	This read-only field is reserved and always has the value zero.
3 SC2P	Oscillator 2 pF Capacitor Load Configure Configures the oscillator load. 0 Disable the selection. 1 Add 2 pF capacitor to the oscillator load.
2 SC4P	Oscillator 4 pF Capacitor Load Configure Configures the oscillator load. 0 Disable the selection. 1 Add 4 pF capacitor to the oscillator load.
1 SC8P	Oscillator 8 pF Capacitor Load Configure Configures the oscillator load. 0 Disable the selection. 1 Add 8 pF capacitor to the oscillator load.
0 SC16P	Oscillator 16 pF Capacitor Load Configure Configures the oscillator load. 0 Disable the selection. 1 Add 16 pF capacitor to the oscillator load.

## 26.8 Functional Description

The following sections provide functional details of the module.

## 26.8.1 OSC Module States

The states of the OSC module are shown in the following figure. The states and their transitions between each other are described in this section.




Figure 26-9. OSC Module State Diagram

### NOTE

XTL\_CLK is the clock generated internally from OSC circuits.

### 26.8.1.1 Off

The OSC enters the Off state when the system does not require OSC clocks. Upon entering this state, XTL\_CLK is static unless OSC is configured to select the clock from the EXTAL pad by clearing the external reference clock selection bit. For details regarding the external reference clock source in this MCU, refer to the chip configuration chapter. The EXTAL and XTAL pins are also decoupled from all other oscillator circuitry in this state. The OSC module circuitry is configured to draw minimal current.

### 26.8.1.2 Oscillator Start-Up

The OSC enters start-up state when it is configured to generate clocks (internally the OSC\_EN transitions high) using the internal oscillator circuits by setting the external reference clock selection bit. In this state, the OSC module is enabled and oscillations are starting up, but have not yet stabilized. When the oscillation amplitude becomes large enough to pass through the input buffer, XTL\_CLK begins clocking the counter. When the counter reaches 4096 cycles of XTL\_CLK, the oscillator is considered stable and XTL\_CLK is passed to the output clock OSC\_CLK\_OUT.

### 26.8.1.3 Oscillator Stable

The OSC enters stable state when it is configured to generate clocks (internally the OSC\_EN transitions high) using the internal oscillator circuits by setting the external reference clock selection bit and the counter reaches 4096 cycles of XTL\_CLK (when CNT\_DONE\_4096 is high). In this state, the OSC module is producing a stable output clock on OSC\_CLK\_OUT. Its frequency is determined by the external components being used.

### 26.8.1.4 External Clock Mode

The OSC enters external clock state when it is enabled and external reference clock selection bit is cleared. For details regarding external reference clock source in this MCU, refer to the chip configuration chapter. In this state, the OSC module is set to buffer (with hysteresis) a clock from EXTAL onto the OSC\_CLK\_OUT. Its frequency is determined by the external clock being supplied.

## 26.8.2 OSC Module Modes

The OSC is a Pierce-type oscillator that supports external crystals or resonators operating over the frequency ranges shown in [Table 26-9](#). These modes assume the following conditions: OSC is enabled to generate clocks (OSC\_EN=1), configured to generate clocks internally (MCG\_C2[EREFS] = 1), and some or one of the other peripherals (MCG, Timer, and so on) is configured to use the oscillator output clock (OSC\_CLK\_OUT).

**Table 26-9. Oscillator Modes**

Mode	Frequency Range
Low-frequency, high-gain	$f_{osc\_lo}$ (1 kHz) up to $f_{osc\_lo}$ (32.768 kHz)
Low-frequency, low-power (VLP)	
High-frequency mode1, high-gain	$f_{osc\_hi\_1}$ (3 MHz) up to $f_{osc\_hi\_1}$ (8 MHz)
High-frequency mode1, low-power	
High-frequency mode2, high-gain	$f_{osc\_hi\_2}$ (8 MHz) up to $f_{osc\_hi\_2}$ (32 MHz)
High-frequency mode2, low-power	

**NOTE**

For information about low power modes of operation used in this chip and their alignment with some OSC modes, refer to the chip's Power Management details.

**26.8.2.1 Low-Frequency, High-Gain Mode**

In Low-frequency, high-gain mode, the oscillator uses a simple inverter-style amplifier. The gain is set to achieve rail-to-rail oscillation amplitudes.

The oscillator input buffer in this mode is single-ended. It provides low pass frequency filtering as well as hysteresis for voltage filtering and converts the output to logic levels. In this mode, the internal capacitors could be used.

**26.8.2.2 Low-Frequency, Low-Power Mode**

In low-frequency, low-power mode, the oscillator uses a gain control loop to minimize power consumption. As the oscillation amplitude increases, the amplifier current is reduced. This continues until a desired amplitude is achieved at steady-state. This mode provides low pass frequency filtering as well as hysteresis for voltage filtering and converts the output to logic levels. In this mode, the internal capacitors could be used, the internal feedback resistor is connected, and no external resistor should be used.

In this mode, the amplifier inputs, gain-control input, and input buffer input are all capacitively coupled for leakage tolerance (not sensitive to the DC level of EXTAL).

Also in this mode, all external components except for the resonator itself are integrated, which includes the load capacitors and feedback resistor that biases EXTAL.

### 26.8.2.3 High-Frequency, High-Gain Mode

In high-frequency, high-gain mode, the oscillator uses a simple inverter-style amplifier. The gain is set to achieve rail-to-rail oscillation amplitudes. This mode provides low pass frequency filtering as well as hysteresis for voltage filtering and converts the output to logic levels. In this mode, the internal capacitors could be used.

### 26.8.2.4 High-Frequency, Low-Power Mode

In high-frequency, low-power mode, the oscillator uses a gain control loop to minimize power consumption. As the oscillation amplitude increases, the amplifier current is reduced. This continues until a desired amplitude is achieved at steady-state. In this mode, the internal capacitors could be used, the internal feedback resistor is connected, and no external resistor should be used.

The oscillator input buffer in this mode is differential. It provides low pass frequency filtering as well as hysteresis for voltage filtering and converts the output to logic levels.

## 26.8.3 Counter

The oscillator output clock (OSC\_CLK\_OUT) is gated off until the counter has detected 4096 cycles of its input clock (XTL\_CLK). After 4096 cycles are completed, the counter passes XTL\_CLK onto OSC\_CLK\_OUT. This counting time-out is used to guarantee output clock stability.

## 26.8.4 Reference Clock Pin Requirements

The OSC module requires use of both the EXTAL and XTAL pins to generate an output clock in Oscillator mode, but requires only the EXTAL pin in External clock mode. The EXTAL and XTAL pins are available for I/O. For the implementation of these pins on this device, refer to the Signal Multiplexing chapter.

## 26.9 Reset

There is no reset state associated with the OSC module. The counter logic is reset when the OSC is not configured to generate clocks.

There are no sources of reset requests for the OSC module.

## 26.10 Low Power Modes Operation

When the MCU enters Stop modes, the OSC is functional depending on ERCLKEN and EREFSETN bit settings. If both these bits are set, the OSC is in operation. In Low Leakage Stop (LLS) modes, the OSC holds all register settings. If ERCLKEN and EREFSTEN bits are set before entry to Low Leakage Stop modes, the OSC is still functional in these modes. After waking up from Very Low Leakage Stop (VLLSx) modes, all OSC register bits are reset and initialization is required through software.

## 26.11 Interrupts

The OSC module does not generate any interrupts.



# Chapter 27

## RTC Oscillator

### 27.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The RTC oscillator module provides the clock source for the RTC. The RTC oscillator module, in conjunction with an external crystal, generates a reference clock for the RTC.

#### 27.1.1 Features and Modes

The key features of the RTC oscillator are as follows:

- Supports 32 kHz crystals with very low power
- Consists of internal feed back resistor
- Consists of internal programmable capacitors as the Cload of the oscillator
- Automatic Gain Control (AGC) to optimize power consumption

The RTC oscillator operations are described in detail in [Functional Description](#) .

#### 27.1.2 Block Diagram

The following is the block diagram of the RTC oscillator.




Figure 27-1. RTC Oscillator Block Diagram

## 27.2 RTC Signal Descriptions

The following table shows the user-accessible signals available for the RTC oscillator. See the chip-level specification to find out which signals are actually connected to the external pins.

Table 27-1. RTC Signal Descriptions

Signal	Description	I/O
EXTAL32	Oscillator Input	I
XTAL32	Oscillator Output	O

### 27.2.1 EXTAL32 — Oscillator Input


This signal is the analog input of the RTC oscillator.

### 27.2.2 XTAL32 — Oscillator Output

This signal is the analog output of the RTC oscillator module.

## 27.3 External Crystal Connections

The connections with a crystal is shown in the following figure. External load capacitors and feedback resistor are not required.



**Figure 27-2. Crystal Connections**

## 27.4 Memory Map/Register Descriptions

RTC oscillator control bits are part of the RTC registers. Refer to RTC\_CR for more details.

## 27.5 Functional Description

As shown in [Figure 27-1](#), the module includes an amplifier which supplies the negative resistor for the RTC oscillator. The gain of the amplifier is controlled by the amplitude detector, which optimizes the power consumption. A schmitt trigger is used to translate the sine-wave generated by this oscillator to a pulse clock out, which is a reference clock for the RTC digital core.

The oscillator includes an internal feedback resistor of approximately 100 M $\Omega$  between EXTAL32 and XTAL32.

In addition, there are two programmable capacitors with this oscillator, which can be used as the Cload of the oscillator. The programmable range is from 0pF to 30pF.

## 27.6 Reset Overview

There is no reset state associated with the RTC oscillator.

## 27.7 Interrupts

The RTC oscillator does not generate any interrupts.

# Chapter 28

## Local Memory Controller

### 28.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The Local Memory Controller provides the ARM®Cortex-M4™ processor with tightly-coupled processor-local memories and bus paths to all slave memory spaces.


#### 28.1.1 Block Diagram

The Cortex-M4 processor has a modified 32-bit Harvard bus architecture. Using a 32-bit address space, low-order addresses (0x0000\_0000 through 0x1FFF\_FFFF) use the Processor Code (PC) bus, and high-order addresses (0x2000\_0000 through 0xFFFF\_FFFF) use the Processor System (PS) bus. As the bus names imply, normal operation has code accesses on the PC bus and data accesses on the PS bus.

This device has been augmented with tightly-coupled memories for the PC and PS buses. The memories include RAMs and caches. These local memories provide zero wait state access to RAM and cacheable address spaces.

The local memory controller includes four memory controllers and their attached memories:

- SRAM lower (SRAM\_L) controller via the PC bus
- SRAM upper (SRAM\_U) controller via the PS bus
- Cache memory controller via the PC bus
- Cache memory controller via the PS bus



**Figure 28-1. Local memory controller block diagram**

### NOTE

The SRAM and cache controllers reside within the LMEM, but the single-port synchronous RAM arrays used by these controllers are external.

The LMEM contains address decode logic for the PC and PS buses. This logic routes the core's accesses to the various system resources. The address spaces are device-specific and are specified in the device's Chip Configuration chapter.

## 28.1.2 Cache features

A cache is a block of high-speed memory locations containing address information (commonly known as a tag) and the associated data. The purpose is to decrease the average time of a memory access. Caches operate on two principles of locality:

- Spatial locality — An access to one location is likely to be followed by accesses from adjacent locations (for example, sequential instruction execution or usage of a data structure).
- Temporal locality — An access to an area of memory is likely to be repeated within a short time period (for example, execution of a code loop).

To minimize the quantity of control information stored, the spatial locality property is used to group several locations together under the same tag. This logical block is commonly known as a cache line.

When data is loaded into a cache, access times for subsequent loads and stores are reduced, resulting in overall performance benefits. An access to information already in a cache is known as a cache hit, and other accesses are called cache misses.

Normally, caches are self-managing, with the updates occurring automatically. Whenever the processor wants to access a cacheable location, the cache is checked. If the access is a cache hit, the access occurs immediately. Otherwise, a location is allocated and the cache line is loaded from memory. Different cache topologies and access policies are possible. However, they must comply with the memory coherency model of the underlying architecture.

Caches introduce a number of potential problems, mainly because of:

- memory accesses occurring at times other than when the programmer would normally expect them,
- the existence of multiple physical locations where a data item can be held.

The local memory controller supports three modes of operation:

1. Write-through — access to address spaces with this cache mode are cacheable.
  - A write-through read miss on the input bus causes a line read on the output bus of a 16-byte-aligned memory address containing the desired address. This miss data is loaded into the cache and is marked as valid and not modified.
  - A write-through read hit to a valid cache location returns data from the cache with no output bus access.
  - A write-through write miss bypasses the cache and writes to the output bus (no allocate on write miss policy for write-through mode spaces).
  - A write-through write hit updates the cache hit data and writes to the output bus.
2. Write-back — access to address spaces with this cache mode are cacheable.
  - A write-back read miss on the input bus will cause a line read on the output bus of a 16-byte-aligned memory address containing the desired address. This miss data is loaded into the cache and marked as valid and not modified.
  - A write-back read hit to a valid cache location will return data from the cache with no output bus access.
  - A write-back write miss will do a "read-to-write" (allocate on write miss policy for write-back mode spaces). A line read on the output bus of a 16 byte aligned memory address containing the desired write address is performed. This miss data is loaded into the cache and marked as valid and modified; and the write data will then update the appropriate cache data locations.

3. Non-cacheable — access to address spaces with this cache mode are not cacheable. These accesses bypass the cache and access the output bus.

## 28.2 Memory Map/Register Definition

The cache programmer's model provides a variety of registers for configuring and controlling the cache, as well as indirect access paths to all cache tag and data storage.

**LMEM memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E008_2000	Cache control register (LMEM_PCCCR)	32	R/W	0000_0000h	<a href="#">28.2.1/695</a>
E008_2004	Cache line control register (LMEM_PCCLCR)	32	R/W	0000_0000h	<a href="#">28.2.2/696</a>
E008_2008	Cache search address register (LMEM_PCCSAR)	32	R/W	0000_0000h	<a href="#">28.2.3/698</a>
E008_200C	Cache read/write value register (LMEM_PCCCVR)	32	R/W	0000_0000h	<a href="#">28.2.4/699</a>
E008_2020	Cache regions mode register (LMEM_PCCRMR)	32	R/W	AA0F_A000h	<a href="#">28.2.5/700</a>
E008_2800	Cache control register (LMEM_PSCCR)	32	R/W	0000_0000h	<a href="#">28.2.6/703</a>
E008_2804	Cache line control register (LMEM_PSCLCR)	32	R/W	0000_0000h	<a href="#">28.2.7/704</a>
E008_2808	Cache search address register (LMEM_PSCSAR)	32	R/W	0000_0000h	<a href="#">28.2.8/707</a>
E008_280C	Cache read/write value register (LMEM_PSCCVR)	32	R/W	0000_0000h	<a href="#">28.2.9/708</a>
E008_2820	Cache regions mode register (LMEM_PSCRMR)	32	R/W	AA0F_A000h	<a href="#">28.2.10/708</a>

## 28.2.1 Cache control register (LMEM\_PCCCR)

Address: LMEM\_PCCCR is E008\_2000h base + 0h offset = E008\_2000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R		0				PUSHW1	INVV1	PUSHW0	INVV0	0						
W	GO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0														ENWRBUF	ENCACHE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### LMEM\_PCCCR field descriptions

Field	Description
31 GO	<p>Initiate Cache Command</p> <p>Setting this bit initiates the cache command indicated by bits 27-24. Reading this bit indicates if a command is active</p> <p><b>NOTE:</b> This bit stays set until the command completes. Writing zero has no effect.</p> <p>0 Write: no effect. Read: no cache command active. 1 Write: initiate command indicated by bits 27-24. Read: cache command active.</p>
30–28 Reserved	This read-only field is reserved and always has the value zero.
27 PUSHW1	<p>Push Way 1</p> <p>0 No operation 1 When setting the GO bit, push all modified lines in way 1</p>
26 INVV1	<p>Invalidate Way 1</p> <p><b>NOTE:</b> If the PUSHW1 and INVW1 bits are set, then after setting the GO bit, push all modified lines in way 1 and invalidate all lines in way 1 (clear way 1).</p> <p>0 No operation 1 When setting the GO bit, invalidate all lines in way 1</p>
25 PUSHW0	<p>Push Way 0</p> <p>0 No operation 1 When setting the GO bit, push all modified lines in way 0</p>
24 INVV0	Invalidate Way 0

Table continues on the next page...

**LMEM\_PCCCR field descriptions (continued)**


Field	Description
	<p><b>NOTE:</b> If the PUSHW0 and INVW0 bits are set, then after setting the GO bit, push all modified lines in way 0 and invalidate all lines in way 0 (clear way 0).</p> <p>0 No operation 1 When setting the GO bit, invalidate all lines in way 0.</p>
23–2 Reserved	This read-only field is reserved and always has the value zero.
1 ENWRBUF	<p>Enable Write Buffer</p> <p>0 Write buffer disabled 1 Write buffer enabled</p>
0 ENCACHE	<p>Cache enable</p> <p>0 Cache disabled 1 Cache enabled</p>

**28.2.2 Cache line control register (LMEM\_PCCLCR)**

This register defines specific line-sized cache operations to be performed using a specific cache line address or a physical address.

If a physical address is specified, both ways of the cache are searched, and the command is only performed on the way which hits.

Address: LMEM\_PCCLCR is E008\_2000h base + 4h offset = E008\_2004h



## LMEM\_PCCLCR field descriptions

Field	Description
31–28 Reserved	This read-only field is reserved and always has the value zero.
27 LACC	Line access type 0 Read 1 Write
26 LADSEL	Line Address Select When using the cache address, the way must also be specified in CLCR[WSEL]. When using the physical address, both ways are searched and the command is performed only if a hit. 0 Cache address 1 Physical address
25–24 LCMD	Line Command 00 Search and read or write 01 Invalidate 10 Push 11 Clear
23 Reserved	This read-only field is reserved and always has the value zero.
22 LCWAY	Line Command Way Indicates the way used by the line command.
21 LCIMB	Line Command Initial Modified Bit If command used cache address and way, then this bit shows the initial state of the modified bit If command used physical address and a hit, then this bit shows the initial state of the modified bit. If a miss, this bit reads zero.
20 LCIVB	Line Command Initial Valid Bit If command used cache address and way, then this bit shows the initial state of the valid bit If command used physical address and a hit, then this bit shows the initial state of the valid bit. If a miss, this bit reads zero.
19–17 Reserved	This read-only field is reserved and always has the value zero.
16 TDSEL	Tag/Data Select Selects tag or data for search and read or write commands. 0 Data 1 Tag
15 Reserved	This read-only field is reserved and always has the value zero.
14 WSEL	Way select Selects the way for line commands.

*Table continues on the next page...*


**LMEM\_PCCLCR field descriptions (continued)**

Field	Description
	0 Way 0 1 Way 1
13–12 Reserved	This read-only field is reserved and always has the value zero.
11–2 CACHEADDR	Cache address CLCR[11:4] bits are used to access the tag arrays CLCR[11:2] bits are used to access the data arrays
1 Reserved	This read-only field is reserved and always has the value zero.
0 LGO	Initiate Cache Line Command  Setting this bit initiates the cache line command indicated by bits 27-24. Reading this bit indicates if a line command is active  <b>NOTE:</b> This bit stays set until the command completes. Writing zero has no effect. <b>NOTE:</b> This bit is shared with CSAR[LGO]  0 Write: no effect. Read: no line command active. 1 Write: initiate line command indicated by bits 27-24. Read: line command active.

**28.2.3 Cache search address register (LMEM\_PCCSAR)**

The CSAR register is used to define the explicit cache address or the physical address for line-sized commands specified in the CLCR[LADSEL] bit.

Address: LMEM\_PCCSAR is E008\_2000h base + 8h offset = E008\_2008h



**LMEM\_PCCSAR field descriptions**

Field	Description
31–2 PHYADDR	Physical Address  PHYADDR represents bits [31:2] of the system address.  CSAR[31:12] bits are used for tag compare  CSAR[11:4] bits are used to access the tag arrays  CSAR[11:2] bits are used to access the data arrays

*Table continues on the next page...*


## LMEM\_PCCSAR field descriptions (continued)

Field	Description
1 Reserved	This read-only field is reserved and always has the value zero.
0 LGO	<p>Initiate Cache Line Command</p> <p>Setting this bit initiates the cache line command indicated by bits 27-24. Reading this bit indicates if a line command is active</p> <p><b>NOTE:</b> This bit stays set until the command completes. Writing zero has no effect.</p> <p><b>NOTE:</b> This bit is shared with CLCR[LGO]</p> <p>0 Write: no effect. Read: no line command active. 1 Write: initiate line command indicated by bits CLCR[27:24]. Read: line command active.</p>

## 28.2.4 Cache read/write value register (LMEM\_PCCCVR)

The CCVR register is used to source write data or return read data for the commands specified in the CLCR register.

Address: LMEM\_PCCCVR is E008\_2000h base + Ch offset = E008\_200Ch



## LMEM\_PCCCVR field descriptions

Field	Description
31–0 DATA	<p>Cache read/write Data</p> <p>For tag search, read or write:</p> <ul style="list-style-type: none"> <li>• CCVR[31:12] bits are used for tag array R/W value</li> <li>• CCVR[11:4] bits are used for tag set address on reads; unused on writes</li> <li>• CCVR[3:2] bits are reserved</li> </ul> <p>For data search, read or write:</p> <ul style="list-style-type: none"> <li>• CCVR[31:0] bits are used for data array R/W value</li> </ul>

### 28.2.5 Cache regions mode register (LMEM\_PCCRMR)

The CRMR register allows you to demote the cache mode of various subregions within the device's memory map. Demoting the cache mode reduces the cache function applied to a memory region from write-back to write-through to non-cacheable. After a region is demoted, its cache mode can only be raised by a reset, which returns it to its default state.

To maintain cache coherency, changes to the cache mode should be completed while the address space being changed is not being accessed or the cache is disabled. Before a cache mode change, complete a cache clear all command to push and invalidate any cache entries that may have changed.

#### NOTE

The address/module assignment of the 16 subregions is device-specific and are detailed in the Chip Configuration section. Some of the regions may not be used (non-cacheable), and some regions may not be capable of write-back.

Address: LMEM\_PCCRMR is E008\_2000h base + 20h offset = E008\_2020h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W																																
Reset	1	0	1	0	1	0	1	0	0	0	0	0	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

#### LMEM\_PCCRMR field descriptions

Field	Description
31–30 R0	Region 0 mode Controls the cache mode for region 0  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
29–28 R1	Region 1 mode Controls the cache mode for region 1  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
27–26 R2	Region 2 mode Controls the cache mode for region 2

Table continues on the next page...

## LMEM\_PCCRMR field descriptions (continued)

Field	Description
	00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
25–24 R3	Region 3 mode Controls the cache mode for region 3  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
23–22 R4	Region 4 mode Controls the cache mode for region 4  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
21–20 R5	Region 5 mode Controls the cache mode for region 5  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
19–18 R6	Region 6 mode Controls the cache mode for region 6  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
17–16 R7	Region 7 mode Controls the cache mode for region 7  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
15–14 R8	Region 8 mode Controls the cache mode for region 8  00 Non-cacheable 01 Non-cacheable

*Table continues on the next page...*

## LMEM\_PCCRMR field descriptions (continued)

Field	Description
	10 Write-through 11 Write-back
13–12 R9	Region 9 mode Controls the cache mode for region 9  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
11–10 R10	Region 10 mode Controls the cache mode for region 10  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
9–8 R11	Region 11 mode Controls the cache mode for region 11  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
7–6 R12	Region 12 mode Controls the cache mode for region 12  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
5–4 R13	Region 13 mode Controls the cache mode for region 13  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
3–2 R14	Region 14 mode Controls the cache mode for region 14  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back

*Table continues on the next page...*

## LMEM\_PCCRMR field descriptions (continued)

Field	Description
1–0 R15	Region 15 mode Controls the cache mode for region 15  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back

## 28.2.6 Cache control register (LMEM\_PSCCR)

Address: LMEM\_PSCCR is E008\_2000h base + 800h offset = E008\_2800h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R		0				PUSHW1	INVV1	PUSHW0	INNV0	0						
W	GO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0														ENWRBUF	ENCACHE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## LMEM\_PSCCR field descriptions

Field	Description
31 GO	Initiate Cache Command Setting this bit initiates the cache command indicated by bits 27-24. Reading this bit indicates if a command is active  <b>NOTE:</b> This bit stays set until the command completes. Writing zero has no effect.  0 Write: no effect. Read: no cache command active. 1 Write: initiate command indicated by bits 27-24. Read: cache command active.
30–28 Reserved	This read-only field is reserved and always has the value zero.
27 PUSHW1	Push Way 1  0 No operation 1 When setting the GO bit, push all modified lines in way 1

Table continues on the next page...

**LMEM\_PSCCR field descriptions (continued)**


Field	Description
26 INVW1	Invalidate Way 1  <b>NOTE:</b> If the PUSHW1 and INVW1 bits are set, then after setting the GO bit, push all modified lines in way 1 and invalidate all lines in way 1 (clear way 1).  0 No operation 1 When setting the GO bit, invalidate all lines in way 1
25 PUSHW0	Push Way 0  0 No operation 1 When setting the GO bit, push all modified lines in way 0
24 INVW0	Invalidate Way 0  <b>NOTE:</b> If the PUSHW0 and INVW0 bits are set, then after setting the GO bit, push all modified lines in way 0 and invalidate all lines in way 0 (clear way 0).  0 No operation 1 When setting the GO bit, invalidate all lines in way 0.
23–2 Reserved	This read-only field is reserved and always has the value zero.
1 ENWRBUF	Enable Write Buffer  0 Write buffer disabled 1 Write buffer enabled
0 ENCACHE	Cache enable  0 Cache disabled 1 Cache enabled

**28.2.7 Cache line control register (LMEM\_PSCLCR)**

This register defines specific line-sized cache operations to be performed using a specific cache line address or a physical address.

If a physical address is specified, both ways of the cache are searched, and the command is only performed on the way which hits.

Address: LMEM\_PSCLCR is E008\_2000h base + 804h offset = E008\_2804h



**LMEM\_PSCLCR field descriptions**

Field	Description
31–28 Reserved	This read-only field is reserved and always has the value zero.
27 LACC	Line access type 0 Read 1 Write
26 LADSEL	Line Address Select When using the cache address, the way must also be specified in CLCR[WSEL]. When using the physical address, both ways are searched and the command is performed only if a hit. 0 Cache address 1 Physical address
25–24 LCMD	Line Command 00 Search and read or write 01 Invalidate 10 Push 11 Clear
23 Reserved	This read-only field is reserved and always has the value zero.
22 LCWAY	Line Command Way Indicates the way used by the line command.
21 LCIMB	Line Command Initial Modified Bit If command used cache address and way, then this bit shows the initial state of the modified bit If command used physical address and a hit, then this bit shows the initial state of the modified bit. If a miss, this bit reads zero.

Table continues on the next page...


## LMEM\_PSCLCR field descriptions (continued)

Field	Description
20 LCIVB	Line Command Initial Valid Bit  If command used cache address and way, then this bit shows the initial state of the valid bit  If command used physical address and a hit, then this bit shows the initial state of the valid bit. If a miss, this bit reads zero.
19–17 Reserved	This read-only field is reserved and always has the value zero.
16 TDSEL	Tag/Data Select  Selects tag or data for search and read or write commands.  0 Data 1 Tag
15 Reserved	This read-only field is reserved and always has the value zero.
14 WSEL	Way select  Selects the way for line commands.  0 Way 0 1 Way 1
13–12 Reserved	This read-only field is reserved and always has the value zero.
11–2 CACHEADDR	Cache address  CLCR[11:4] bits are used to access the tag arrays CLCR[11:2] bits are used to access the data arrays
1 Reserved	This read-only field is reserved and always has the value zero.
0 LGO	Initiate Cache Line Command  Setting this bit initiates the cache line command indicated by bits 27-24. Reading this bit indicates if a line command is active  <b>NOTE:</b> This bit stays set until the command completes. Writing zero has no effect.  <b>NOTE:</b> This bit is shared with CSAR[LGO]  0 Write: no effect. Read: no line command active. 1 Write: initiate line command indicated by bits 27-24. Read: line command active.

## 28.2.8 Cache search address register (LMEM\_PSCSAR)

The CSAR register is used to define the explicit cache address or the physical address for line-sized commands specified in the CLCR[LADSEL] bit.

Address: LMEM\_PSCSAR is E008\_2000h base + 808h offset = E008\_2808h




### LMEM\_PSCSAR field descriptions

Field	Description
31–2 PHYADDR	Physical Address PHYADDR represents bits [31:2] of the system address. CSAR[31:12] bits are used for tag compare CSAR[11:4] bits are used to access the tag arrays CSAR[11:2] bits are used to access the data arrays
1 Reserved	This read-only field is reserved and always has the value zero.
0 LGO	Initiate Cache Line Command Setting this bit initiates the cache line command indicated by bits 27-24. Reading this bit indicates if a line command is active <b>NOTE:</b> This bit stays set until the command completes. Writing zero has no effect. <b>NOTE:</b> This bit is shared with CLCR[LGO] 0 Write: no effect. Read: no line command active. 1 Write: initiate line command indicated by bits CLCR[27:24]. Read: line command active.

### 28.2.9 Cache read/write value register (LMEM\_PSCCVR)

The CCVR register is used to source write data or return read data for the commands specified in the CLCR register.

Address: LMEM\_PSCCVR is E008\_2000h base + 80Ch offset = E008\_280Ch



#### LMEM\_PSCCVR field descriptions

Field	Description
31–0 DATA	<p>Cache read/write Data</p> <p>For tag search, read or write:</p> <ul style="list-style-type: none"> <li>• CCVR[31:12] bits are used for tag array R/W value</li> <li>• CCVR[11:4] bits are used for tag set address on reads; unused on writes</li> <li>• CCVR[3:2] bits are reserved</li> </ul> <p>For data search, read or write:</p> <ul style="list-style-type: none"> <li>• CCVR[31:0] bits are used for data array R/W value</li> </ul>

### 28.2.10 Cache regions mode register (LMEM\_PSCRMR)

The CRMR register allows you to demote the cache mode of various subregions within the device's memory map. Demoting the cache mode reduces the cache function applied to a memory region from write-back to write-through to non-cacheable. After a region is demoted, its cache mode can only be raised by a reset, which returns it to its default state.

To maintain cache coherency, changes to the cache mode should be completed while the address space being changed is not being accessed or the cache is disabled. Before a cache mode change, complete a cache clear all command to push and invalidate any cache entries that may have changed.

#### NOTE

The address/module assignment of the 16 subregions is device-specific and are detailed in the Chip Configuration section. Some of the regions may not be used (non-cacheable), and some regions may not be capable of write-back.

Address: LMEM\_PSCRMR is E008\_2000h base + 820h offset = E008\_2820h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W																																
Reset	1	0	1	0	1	0	1	0	0	0	0	0	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

**LMEM\_PSCRMR field descriptions**

Field	Description
31–30 R0	Region 0 mode Controls the cache mode for region 0  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
29–28 R1	Region 1 mode Controls the cache mode for region 1  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
27–26 R2	Region 2 mode Controls the cache mode for region 2  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
25–24 R3	Region 3 mode Controls the cache mode for region 3  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
23–22 R4	Region 4 mode Controls the cache mode for region 4  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
21–20 R5	Region 5 mode Controls the cache mode for region 5

Table continues on the next page...

## LMEM\_PSCRRM field descriptions (continued)

Field	Description
	00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
19–18 R6	Region 6 mode Controls the cache mode for region 6  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
17–16 R7	Region 7 mode Controls the cache mode for region 7  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
15–14 R8	Region 8 mode Controls the cache mode for region 8  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
13–12 R9	Region 9 mode Controls the cache mode for region 9  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
11–10 R10	Region 10 mode Controls the cache mode for region 10  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
9–8 R11	Region 11 mode Controls the cache mode for region 11  00 Non-cacheable 01 Non-cacheable

*Table continues on the next page...*

## LMEM\_PSCRMR field descriptions (continued)

Field	Description
	10 Write-through 11 Write-back
7–6 R12	Region 12 mode Controls the cache mode for region 12  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
5–4 R13	Region 13 mode Controls the cache mode for region 13  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
3–2 R14	Region 14 mode Controls the cache mode for region 14  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back
1–0 R15	Region 15 mode Controls the cache mode for region 15  00 Non-cacheable 01 Non-cacheable 10 Write-through 11 Write-back

## 28.3 Functional Description

### 28.3.1 LMEM Function

The Local Memory Controller receives the following requests:

- Core master bus requests on the Processor Code (PC) bus,
- Core master bus requests on the Processor Space (PS) bus, and
- SRAM controller requests from all other bus masters on the backdoor port.

The Local Memory Controller address decode logic routes these accesses and also provides any crossbar switch slave target logic. Finally, the Local Memory controller provides the needed MPU connections for checking all SRAM controller and cacheable accesses.

The programming model for the Code and System Caches is accessed via the core's Private Peripheral Bus (PPB).

### 28.3.1.1 Processor Code accesses

Processor Code accesses are routed to the SRAM\_L if they are mapped to that space. All other PC accesses are routed to the Code Cache Memory Controller. This controller then processes the cacheable accesses as needed, while bypassing the non-cacheable, cache write-through, cache miss, and cache maintenance accesses to the CCM bus and the crossbar switch using the Master0 port.

### 28.3.1.2 Processor Space accesses

Processor Space accesses are routed to the SRAM\_U if they are mapped to that space. All other PS accesses are routed to the PS Cache Memory Controller. This controller then processes the cacheable accesses as needed, while bypassing the non-cacheable, cache write-through, cache miss, and cache maintenance accesses to the CCM bus and the crossbar switch using the Master1 port.

### 28.3.1.3 Backdoor port accesses

All LMEM backdoor port accesses are for the SRAM controller. These accesses go to the SRAM\_L or the SRAM\_U depending on their specific address.

## 28.3.2 SRAM Function

### 28.3.2.1 SRAM Configuration

[SRAM Configuration](#) shows how the SRAM controller is configured.




Figure 28-12. SRAM Configuration

### 28.3.2.2 SRAM Arrays

The on-chip SRAM is split into two logical arrays, SRAM\_L and SRAM\_U.


The on-chip SRAM is implemented such that the SRAM\_L and SRAM\_U ranges form a contiguous block in the memory map. As such:

- SRAM\_L is anchored to 0x1FFF\_FFFF and occupies the space before this ending address.
- SRAM\_U is anchored to 0x2000\_0000 and occupies the space after this beginning address.

From equal-sized memories, valid address ranges for SRAM\_L and SRAM\_U are then defined as:

- SRAM\_L = [0x2000\_0000-(SRAM\_size/2)] to 0x1FFF\_FFFF
- SRAM\_U = 0x2000\_0000 to [0x2000\_0000+(SRAM\_size/2)-1]

This is illustrated in [Figure 28-13](#).



**Figure 28-13. SRAM Arrays**

For example, for a device containing 64 KB of SRAM the ranges are:

- SRAM\_L: 0x1FFF\_8000 – 0x1FFF\_FFFF
- SRAM\_U: 0x2000\_0000 – 0x2000\_7FFF


### 28.3.2.3 SRAM accesses

The SRAM is split into two logical arrays that are 32-bits wide:

- SRAM\_L — Accessible by the code bus of the Cortex-M4 core and by the backdoor port.
- SRAM\_U — Accessible by the system bus of the Cortex-M4 core and by the backdoor port.

The backdoor port makes the SRAM accessible to the non-core bus masters (such as DMA).

Figure 28-14 illustrates the SRAM accesses within the device.



**Figure 28-14. SRAM access diagram**

The following simultaneous accesses can be made to different logical halves of the SRAM:

- Core code and core system
- Core code and non-core master
- Core system and non-core master

#### **NOTE**

Two non-core masters cannot access SRAM simultaneously. The required arbitration and serialization is provided by the crossbar switch. The SRAM\_{L,U} arbitration is controlled by the SRAM controller based on the configuration bits in the MCM module.

#### **NOTE**

Burst-access cannot occur across the 0x2000\_0000 boundary that separates the two SRAM arrays. The two arrays should be treated as separate memory ranges for burst accesses.

### **28.3.3 Cache Function**

The caches on this device are structured as follows. Both caches have a 2-way set-associative cache structure with a total size of 8 KBytes. The caches have 32-bit address and data paths and a 16-byte line size. The cache tags and data storage use single-port, synchronous RAMs.

For these 8-KByte caches, each cache TAG function uses two 256 x 22-bit RAM arrays and the cache DATA function uses two 1024 x 32-bit RAM arrays. The cache TAG entries store 20 bits of upper address as well as a modified and valid bit per cache line. The cache DATA entries store four bytes of code or data.

All normal cache accesses use physical addresses. This leads to the following cache address use:

CACHE - 8 KByte size = (256 sets) x (16-byte lines) x (2-way set-associative)

TAG:

- address[31:12] used in tag for compare (hit) logic
- address[11:4] used to select 1 of 256 sets
- address[3:0] not used

DATA

- address[31:12] not used
- address[11:4] used to select one of 256 sets
- address[3:2] used to select one of four 32-bit words within a set
- address[1:0] used to select the byte within the 32-bit word

### 28.3.4 Cache Control

The Code and System Caches are disabled at reset. Cache tag and data arrays are not cleared at reset. Therefore, to enable the caches, cache commands must be done to clear and initialize the required tag array bits and to configure and enable the caches.

#### 28.3.4.1 Cache set commands

The cache set commands may operate on:

- all of way 0,
- all of way 1, or
- all of both ways (complete cache).

Cache set commands are initiated using the upper bits in the CCR register. Cache set commands perform their operation on the cache independent of the cache enable bit, CCR[ENCACHE].

A cache set command is initiated by setting the CCR[GO] bit. This bit also acts as a busy bit for set commands. It stays set while the command is active and is cleared by the hardware when the set command completes.

Supported cache set commands are given in [Table 28-12](#). Set commands work as follows:

- Invalidate – Unconditionally clear valid and modify bits of a cache entry.
- Push – Push a cache entry if it is valid and modified, then clear the modify bit. If entry not valid or not modified, leave as is.
- Clear – Push a cache entry if it is valid and modified, then clear the valid and modify bits. If entry not valid or not modified, clear the valid bit.

**Table 28-12. Cache Set Commands**

CCR[27:24]				Command
PUSH W1	INVW1	PUSH W0	INVW0	
0	0	0	0	NOP
0	0	0	1	Invalidate all way 0
0	0	1	0	Push all way 0
0	0	1	1	Clear all way 0
0	1	0	0	Invalidate all way 1
0	1	0	1	Invalidate all way 1; invalidate all way 0 (invalidate cache)
0	1	1	0	Invalidate all way 1; push all way 0
0	1	1	1	Invalidate all way 1; clear all way 0
1	0	0	0	Push all way 1
1	0	0	1	Push all way 1; invalidate all way 0
1	0	1	0	Push all way 1; push all way 0 (push cache)
1	0	1	1	Push all way 1; clear all way 0
1	1	0	0	Clear all way 1
1	1	0	1	Clear all way 1; invalidate all way 0
1	1	1	0	Clear all way 1; push all way 0
1	1	1	1	Clear all way 1; clear all way 0 (clear cache)

After a reset, complete an invalidate cache command before using the cache. It is possible to combine the cache invalidate command with the cache enable. That is, setting CCR to 0x8500\_0003 will invalidate the cache and enable the cache and write buffer.

### 28.3.4.2 Cache line commands

Cache line commands operate on a single line in the cache at a time. Cache line commands can be performed using a physical or cache address.

## Functional Description

- A cache address consists of a set address and a way select. The line command acts on the specified cache line.
- Cache line commands with physical addresses first search both ways of the cache set specified by bits [11:4] of the physical address. If they hit, the commands perform their action on the hit way.

Cache line commands are specified using the upper bits in the CLCR register. Cache line commands perform their operation on the cache independent of the cache enable bit (CCR[ENCACHE]). Using a cache address, the command can be completely specified using the CLCR register. Using a physical address, the command must also use the CSAR register to specify the physical address.

A line cache command is initiated by setting the line command go bit (CLCR[LGO] or CSAR[LGO]). This bit also acts as a busy bit for line commands. It stays set while the command is active and is cleared by the hardware when the command completes.

The CLCR[27:24] bits select the line command as follows:

**Table 28-13. Cache Line Commands**

CLCR[27:24]			Command
LACC	LADSEL	LCMD	
0	0	00	Search by cache address and way
0	0	01	Invalidate by cache address and way
0	0	10	Push by cache address and way
0	0	11	Clear by cache address and way
0	1	00	Search by physical address
0	1	01	Invalidate by physical address
0	1	10	Push by physical address
0	1	11	Clear by physical address
1	0	00	Write by cache address and way
1	0	01	Reserved, NOP
1	0	10	Reserved, NOP
1	0	11	Reserved, NOP
1	1	xx	Reserved, NOP

### 28.3.4.2.1 Executing a series of line commands using cache addresses

A series of line commands with incremental cache addresses can be performed by just writing to the CLCR.

- Place the command in CLCR[27:24],
- Set the way (CLCR[WSEL]) and tag/data (CLCR[TDSEL]) controls as needed,

- Place the cache address in CLCR[CACHEADDR], and
- Set the line command go bit (CLCR[LGO]).

When one line command completes, initiate the next command by following these steps:

- Increment the cache address (at bit 2 to step through data or at bit 4 to step through lines), and
- Set the line command go bit (CLCR[LGO]).

#### 28.3.4.2.2 Executing a series of line commands using physical addresses

Perform a series of line commands with incremental physical addresses using the following steps:

- Write to the CLCR.
  - Place the command in CLCR[27:24]
  - Set the tag/data (CLCR[TDSEL]) control
- Place the physical address in CSAR[PHYADDR] and set the line command go bit (CSAR[LGO]).

When one line command completes, initiate the next command by following these steps:

- Increment the physical address (at bit 2 to step through data or at bit 4 to step through lines), and
- Set the line command go bit (CSAR[LGO]).

The line command go bit is shared between the CLCR and CSAR registers, so that the above steps can be completed in a single write to the CSAR register.

#### 28.3.4.2.3 Line command results

At completion of a line command, the CLCR register contains information on the initial state of the line targeted by the command. For line commands with cache addresses, this information is read before the line command action is performed from the targeted cache line. For line commands with physical addresses, this information is read on a hit before the line command action is performed from the hit cache line or has initial valid bit cleared if the command misses. In general, if the valid indicator (CLCR[LCIVB]) is cleared, the targeted line was invalid at the start of the line command and no line operation was performed.

**Table 28-14. Line command results**

CLCR[22:20]			For cache address commands	For physical address commands
LCWAY	LCIMB	LCIVB		
0	0	0	Way 0 line was invalid	No hit
0	0	1	Way 0 valid, not modified	Way 0 valid, not modified
0	1	0	Way 0 line was invalid	No hit
0	1	1	Way 0 valid and modified	Way 0 valid and modified
1	0	0	Way 1 line was invalid	No hit
1	0	1	Way 1 valid, not modified	Way 1 valid, not modified
1	1	0	Way 1 line was invalid	No hit
1	1	1	Way 1 valid and modified	Way 1 valid and modified

At completion of a line command other than a write, the CCVR (Cache R/W Value Register) contains information on the initial state of the line tag or data targeted by the command. For line commands, CLCR[TDSEL] selects between tag and data. If the line command used a physical address and missed, the data is don't care. For write commands, the CCVR holds the write data.

# Chapter 29

## Flash Memory Controller (FMC)

### 29.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The Flash Memory Controller (FMC) is a memory acceleration unit that provides:

- an interface between the device and the multi-bank nonvolatile memory.
- buffers that can accelerate flash memory and FlexNVM data transfers.

#### 29.1.1 Overview

The Flash Memory Controller manages the interface between the device and the multi-bank flash memory. The FMC receives status information detailing the configuration of the memory and uses this information to ensure a proper interface. The following table shows the supported 8-bit, 16-bit, and 32-bit read/write operations.

Flash memory type	Read	Write
Program flash memory	x	— <sup>1</sup>
FlexNVM used as data flash memory	x	— <sup>1</sup>
FlexNVM and FlexRAM used as EEPROM	x	x

1. A write operation to program flash memory or to FlexNVM used as data flash memory results in a bus error.

In addition, the FMC provides three separate mechanisms for accelerating the interface between the device and the flash memory. A 128-bit speculation buffer can prefetch the next 128-bit flash memory location, and both a 4-way, 4-set cache (with 128-bit entries) and a single-entry 128-bit buffer can store previously accessed flash memory or FlexNVM data for quick access times.

## 29.1.2 Features

The FMC's features include:

- Interface between the device and the multi-bank flash memory and FlexMemory:
  - 8-bit, 16-bit, and 32-bit read operations to program flash memory and FlexNVM used as data flash memory.
  - 8-bit, 16-bit, and 32-bit read and write operations to FlexNVM and FlexRAM used as EEPROM.
  - Read accesses to consecutive 32-bit spaces in memory return the second, third, and fourth read data with no wait states. The memory returns 128 bits via the 32-bit bus access.
  - Crossbar master access protection for setting no access, read only access, write only access, or read/write access for each crossbar master.
- Acceleration of data transfer from program flash memory and FlexMemory to the device:
  - 128-bit prefetch speculation buffer with controls for instruction/data access per master
  - 4-way, 4-set, 128-bit line size cache for a total of sixteen 128-bit entries with controls for replacement algorithm and lock per way
  - Single-entry buffer with enable
  - Invalidation control for the speculation buffer and the single-entry buffer

## 29.2 Modes of operation

The FMC only operates when the device accesses the flash memory or FlexMemory.

For any device power mode where the flash memory or FlexMemory cannot be accessed, the FMC is disabled.

## 29.3 External signal description

The FMC has no external signals.

## 29.4 Memory map and register descriptions

The programming model consists of the FMC control registers and the program visible cache (data and tag/valid entries).

### NOTE

Program the registers only while the flash controller is idle (for example, execute from RAM). Changing configuration settings while a flash access is in progress can lead to non-deterministic behavior.

**Table 29-2. FMC register access**

Registers	Read access		Write access	
	Mode	Length	Mode	Length
Control registers (PFAPR, PFB01CR, PFB23CR)	Supervisor (privileged) mode or user mode	32 bits	Supervisor (privileged) mode only	32 bits
Cache registers	Supervisor (privileged) mode or user mode	32 bits	Supervisor (privileged) mode only	32 bits

### NOTE

Accesses to unimplemented registers within the FMC's address space return a bus error.

The 16 cache entries, both data and tag/valid, can be read at any time.

### NOTE

System software is required to maintain memory coherence when any segment of the flash cache is programmed. For example, all buffer data associated with the reprogrammed flash should be invalidated. Accordingly, cache program visible writes must occur after a programming or erase event is completed and before the new memory image is accessed.

The cache is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. The following table elaborates on the tag/valid and data entries.

**Table 29-3. Program visible cache registers**

Cache storage	Based at offset	Contents of 32-bit read	Nomenclature	Nomenclature example
Tag	100h	12'h0, tag[19:6], 5'h0, valid	In TAGVDWxSy, x denotes the way and y denotes the set.	TAGVDW2S3 is the 14-bit tag and 1-bit valid for cache entry way 2, set 3.

*Table continues on the next page...*

**Table 29-3. Program visible cache registers (continued)**

Cache storage	Based at offset	Contents of 32-bit read	Nomenclature	Nomenclature example
Data	200h	One of the four longwords in a 128-bit cache entry	In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost).	For data entry way 1, set 3, DATAW1S3UM represents bits [127:96], DATAW1S3MU represents bits [95:64], DATAW1S3ML represents bits [63:32], and DATAW1S3LM represents bits [31:0].

**FMC memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4001_F000	Flash Access Protection Register (FMC_PFAPR)	32	R/W	00F8_003Fh	<a href="#">29.4.1/728</a>
4001_F004	Flash Bank 0-1 Control Register (FMC_PFB01CR)	32	R/W	3004_001Fh	<a href="#">29.4.2/731</a>
4001_F008	Flash Bank 2-3 Control Register (FMC_PFB23CR)	32	R/W	3004_001Fh	<a href="#">29.4.3/734</a>
4001_F100	Cache Tag Storage (FMC_TAGVDW0S0)	32	R/W	0000_0000h	<a href="#">29.4.4/736</a>
4001_F104	Cache Tag Storage (FMC_TAGVDW0S1)	32	R/W	0000_0000h	<a href="#">29.4.4/736</a>
4001_F108	Cache Tag Storage (FMC_TAGVDW0S2)	32	R/W	0000_0000h	<a href="#">29.4.4/736</a>
4001_F10C	Cache Tag Storage (FMC_TAGVDW0S3)	32	R/W	0000_0000h	<a href="#">29.4.4/736</a>
4001_F110	Cache Tag Storage (FMC_TAGVDW1S0)	32	R/W	0000_0000h	<a href="#">29.4.5/737</a>
4001_F114	Cache Tag Storage (FMC_TAGVDW1S1)	32	R/W	0000_0000h	<a href="#">29.4.5/737</a>
4001_F118	Cache Tag Storage (FMC_TAGVDW1S2)	32	R/W	0000_0000h	<a href="#">29.4.5/737</a>
4001_F11C	Cache Tag Storage (FMC_TAGVDW1S3)	32	R/W	0000_0000h	<a href="#">29.4.5/737</a>
4001_F120	Cache Tag Storage (FMC_TAGVDW2S0)	32	R/W	0000_0000h	<a href="#">29.4.6/738</a>
4001_F124	Cache Tag Storage (FMC_TAGVDW2S1)	32	R/W	0000_0000h	<a href="#">29.4.6/738</a>
4001_F128	Cache Tag Storage (FMC_TAGVDW2S2)	32	R/W	0000_0000h	<a href="#">29.4.6/738</a>
4001_F12C	Cache Tag Storage (FMC_TAGVDW2S3)	32	R/W	0000_0000h	<a href="#">29.4.6/738</a>

Table continues on the next page...

## FMC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4001_F130	Cache Tag Storage (FMC_TAGVDW3S0)	32	R/W	0000_0000h	29.4.7/ 739
4001_F134	Cache Tag Storage (FMC_TAGVDW3S1)	32	R/W	0000_0000h	29.4.7/ 739
4001_F138	Cache Tag Storage (FMC_TAGVDW3S2)	32	R/W	0000_0000h	29.4.7/ 739
4001_F13C	Cache Tag Storage (FMC_TAGVDW3S3)	32	R/W	0000_0000h	29.4.7/ 739
4001_F200	Cache Data Storage (uppermost word) (FMC_DATAW0S0UM)	32	R/W	0000_0000h	29.4.8/ 740
4001_F204	Cache Data Storage (mid-upper word) (FMC_DATAW0S0MU)	32	R/W	0000_0000h	29.4.9/ 741
4001_F208	Cache Data Storage (mid-lower word) (FMC_DATAW0S0ML)	32	R/W	0000_0000h	29.4.10/ 742
4001_F20C	Cache Data Storage (lowermost word) (FMC_DATAW0S0LM)	32	R/W	0000_0000h	29.4.11/ 743
4001_F210	Cache Data Storage (uppermost word) (FMC_DATAW0S1UM)	32	R/W	0000_0000h	29.4.8/ 740
4001_F214	Cache Data Storage (mid-upper word) (FMC_DATAW0S1MU)	32	R/W	0000_0000h	29.4.9/ 741
4001_F218	Cache Data Storage (mid-lower word) (FMC_DATAW0S1ML)	32	R/W	0000_0000h	29.4.10/ 742
4001_F21C	Cache Data Storage (lowermost word) (FMC_DATAW0S1LM)	32	R/W	0000_0000h	29.4.11/ 743
4001_F220	Cache Data Storage (uppermost word) (FMC_DATAW0S2UM)	32	R/W	0000_0000h	29.4.8/ 740
4001_F224	Cache Data Storage (mid-upper word) (FMC_DATAW0S2MU)	32	R/W	0000_0000h	29.4.9/ 741
4001_F228	Cache Data Storage (mid-lower word) (FMC_DATAW0S2ML)	32	R/W	0000_0000h	29.4.10/ 742
4001_F22C	Cache Data Storage (lowermost word) (FMC_DATAW0S2LM)	32	R/W	0000_0000h	29.4.11/ 743
4001_F230	Cache Data Storage (uppermost word) (FMC_DATAW0S3UM)	32	R/W	0000_0000h	29.4.8/ 740
4001_F234	Cache Data Storage (mid-upper word) (FMC_DATAW0S3MU)	32	R/W	0000_0000h	29.4.9/ 741
4001_F238	Cache Data Storage (mid-lower word) (FMC_DATAW0S3ML)	32	R/W	0000_0000h	29.4.10/ 742
4001_F23C	Cache Data Storage (lowermost word) (FMC_DATAW0S3LM)	32	R/W	0000_0000h	29.4.11/ 743

Table continues on the next page...

## FMC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4001_F240	Cache Data Storage (uppermost word) (FMC_DATAW1S0UM)	32	R/W	0000_0000h	<a href="#">29.4.12/744</a>
4001_F244	Cache Data Storage (mid-upper word) (FMC_DATAW1S0MU)	32	R/W	0000_0000h	<a href="#">29.4.13/745</a>
4001_F248	Cache Data Storage (mid-lower word) (FMC_DATAW1S0ML)	32	R/W	0000_0000h	<a href="#">29.4.14/746</a>
4001_F24C	Cache Data Storage (lowermost word) (FMC_DATAW1S0LM)	32	R/W	0000_0000h	<a href="#">29.4.15/747</a>
4001_F250	Cache Data Storage (uppermost word) (FMC_DATAW1S1UM)	32	R/W	0000_0000h	<a href="#">29.4.12/744</a>
4001_F254	Cache Data Storage (mid-upper word) (FMC_DATAW1S1MU)	32	R/W	0000_0000h	<a href="#">29.4.13/745</a>
4001_F258	Cache Data Storage (mid-lower word) (FMC_DATAW1S1ML)	32	R/W	0000_0000h	<a href="#">29.4.14/746</a>
4001_F25C	Cache Data Storage (lowermost word) (FMC_DATAW1S1LM)	32	R/W	0000_0000h	<a href="#">29.4.15/747</a>
4001_F260	Cache Data Storage (uppermost word) (FMC_DATAW1S2UM)	32	R/W	0000_0000h	<a href="#">29.4.12/744</a>
4001_F264	Cache Data Storage (mid-upper word) (FMC_DATAW1S2MU)	32	R/W	0000_0000h	<a href="#">29.4.13/745</a>
4001_F268	Cache Data Storage (mid-lower word) (FMC_DATAW1S2ML)	32	R/W	0000_0000h	<a href="#">29.4.14/746</a>
4001_F26C	Cache Data Storage (lowermost word) (FMC_DATAW1S2LM)	32	R/W	0000_0000h	<a href="#">29.4.15/747</a>
4001_F270	Cache Data Storage (uppermost word) (FMC_DATAW1S3UM)	32	R/W	0000_0000h	<a href="#">29.4.12/744</a>
4001_F274	Cache Data Storage (mid-upper word) (FMC_DATAW1S3MU)	32	R/W	0000_0000h	<a href="#">29.4.13/745</a>
4001_F278	Cache Data Storage (mid-lower word) (FMC_DATAW1S3ML)	32	R/W	0000_0000h	<a href="#">29.4.14/746</a>
4001_F27C	Cache Data Storage (lowermost word) (FMC_DATAW1S3LM)	32	R/W	0000_0000h	<a href="#">29.4.15/747</a>
4001_F280	Cache Data Storage (uppermost word) (FMC_DATAW2S0UM)	32	R/W	0000_0000h	<a href="#">29.4.16/748</a>
4001_F284	Cache Data Storage (mid-upper word) (FMC_DATAW2S0MU)	32	R/W	0000_0000h	<a href="#">29.4.17/749</a>
4001_F288	Cache Data Storage (mid-lower word) (FMC_DATAW2S0ML)	32	R/W	0000_0000h	<a href="#">29.4.18/750</a>
4001_F28C	Cache Data Storage (lowermost word) (FMC_DATAW2S0LM)	32	R/W	0000_0000h	<a href="#">29.4.19/751</a>

Table continues on the next page...

## FMC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4001_F290	Cache Data Storage (uppermost word) (FMC_DATAW2S1UM)	32	R/W	0000_0000h	29.4.16/ 748
4001_F294	Cache Data Storage (mid-upper word) (FMC_DATAW2S1MU)	32	R/W	0000_0000h	29.4.17/ 749
4001_F298	Cache Data Storage (mid-lower word) (FMC_DATAW2S1ML)	32	R/W	0000_0000h	29.4.18/ 750
4001_F29C	Cache Data Storage (lowermost word) (FMC_DATAW2S1LM)	32	R/W	0000_0000h	29.4.19/ 751
4001_F2A0	Cache Data Storage (uppermost word) (FMC_DATAW2S2UM)	32	R/W	0000_0000h	29.4.16/ 748
4001_F2A4	Cache Data Storage (mid-upper word) (FMC_DATAW2S2MU)	32	R/W	0000_0000h	29.4.17/ 749
4001_F2A8	Cache Data Storage (mid-lower word) (FMC_DATAW2S2ML)	32	R/W	0000_0000h	29.4.18/ 750
4001_F2AC	Cache Data Storage (lowermost word) (FMC_DATAW2S2LM)	32	R/W	0000_0000h	29.4.19/ 751
4001_F2B0	Cache Data Storage (uppermost word) (FMC_DATAW2S3UM)	32	R/W	0000_0000h	29.4.16/ 748
4001_F2B4	Cache Data Storage (mid-upper word) (FMC_DATAW2S3MU)	32	R/W	0000_0000h	29.4.17/ 749
4001_F2B8	Cache Data Storage (mid-lower word) (FMC_DATAW2S3ML)	32	R/W	0000_0000h	29.4.18/ 750
4001_F2BC	Cache Data Storage (lowermost word) (FMC_DATAW2S3LM)	32	R/W	0000_0000h	29.4.19/ 751
4001_F2C0	Cache Data Storage (uppermost word) (FMC_DATAW3S0UM)	32	R/W	0000_0000h	29.4.20/ 752
4001_F2C4	Cache Data Storage (mid-upper word) (FMC_DATAW3S0MU)	32	R/W	0000_0000h	29.4.21/ 753
4001_F2C8	Cache Data Storage (mid-lower word) (FMC_DATAW3S0ML)	32	R/W	0000_0000h	29.4.22/ 754
4001_F2CC	Cache Data Storage (lowermost word) (FMC_DATAW3S0LM)	32	R/W	0000_0000h	29.4.23/ 755
4001_F2D0	Cache Data Storage (uppermost word) (FMC_DATAW3S1UM)	32	R/W	0000_0000h	29.4.20/ 752
4001_F2D4	Cache Data Storage (mid-upper word) (FMC_DATAW3S1MU)	32	R/W	0000_0000h	29.4.21/ 753
4001_F2D8	Cache Data Storage (mid-lower word) (FMC_DATAW3S1ML)	32	R/W	0000_0000h	29.4.22/ 754
4001_F2DC	Cache Data Storage (lowermost word) (FMC_DATAW3S1LM)	32	R/W	0000_0000h	29.4.23/ 755

Table continues on the next page...

FMC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4001_F2E0	Cache Data Storage (uppermost word) (FMC_DATAW3S2UM)	32	R/W	0000_0000h	29.4.20/752
4001_F2E4	Cache Data Storage (mid-upper word) (FMC_DATAW3S2MU)	32	R/W	0000_0000h	29.4.21/753
4001_F2E8	Cache Data Storage (mid-lower word) (FMC_DATAW3S2ML)	32	R/W	0000_0000h	29.4.22/754
4001_F2EC	Cache Data Storage (lowermost word) (FMC_DATAW3S2LM)	32	R/W	0000_0000h	29.4.23/755
4001_F2F0	Cache Data Storage (uppermost word) (FMC_DATAW3S3UM)	32	R/W	0000_0000h	29.4.20/752
4001_F2F4	Cache Data Storage (mid-upper word) (FMC_DATAW3S3MU)	32	R/W	0000_0000h	29.4.21/753
4001_F2F8	Cache Data Storage (mid-lower word) (FMC_DATAW3S3ML)	32	R/W	0000_0000h	29.4.22/754
4001_F2FC	Cache Data Storage (lowermost word) (FMC_DATAW3S3LM)	32	R/W	0000_0000h	29.4.23/755

29.4.1 Flash Access Protection Register (FMC\_PFAPR)

Address: FMC\_PFAPR is 4001\_F000h base + 0h offset = 4001\_F000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								M7PFD	M6PFD	M5PFD	M4PFD	M3PFD	M2PFD	M1PFD	M0PFD
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	M7AP[1:0]		M6AP[1:0]		M5AP[1:0]		M4AP[1:0]		M3AP[1:0]		M2AP[1:0]		M1AP[1:0]		M0AP[1:0]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

FMC\_PFAPR field descriptions

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23 M7PFD	Master 7 Prefetch Disable

Table continues on the next page...

## FMC\_PFAPR field descriptions (continued)

Field	Description
	<p>These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.</p> <p>0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.</p>
22 M6PFD	<p>Master 6 Prefetch Disable</p> <p>These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.</p> <p>0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.</p>
21 M5PFD	<p>Master 5 Prefetch Disable</p> <p>These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.</p> <p>0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.</p>
20 M4PFD	<p>Master 4 Prefetch Disable</p> <p>These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.</p> <p>0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.</p>
19 M3PFD	<p>Master 3 Prefetch Disable</p> <p>These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.</p> <p>0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.</p>
18 M2PFD	<p>Master 2 Prefetch Disable</p> <p>These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.</p> <p>0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.</p>
17 M1PFD	<p>Master 1 Prefetch Disable</p> <p>These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.</p> <p>0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.</p>
16 M0PFD	<p>Master 0 Prefetch Disable</p> <p>These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.</p>

*Table continues on the next page...*

## FMC\_PFAPR field descriptions (continued)

Field	Description
	0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.
15–14 M7AP[1:0]	Master 7 Access Protection  This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.  00 No access may be performed by this master. 01 Only read accesses may be performed by this master. 10 Only write accesses may be performed by this master. 11 Both read and write accesses may be performed by this master.
13–12 M6AP[1:0]	Master 6 Access Protection  This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.  00 No access may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
11–10 M5AP[1:0]	Master 5 Access Protection  This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.  00 No access may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
9–8 M4AP[1:0]	Master 4 Access Protection  This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.  00 No access may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
7–6 M3AP[1:0]	Master 3 Access Protection  This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.  00 No access may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
5–4 M2AP[1:0]	Master 2 Access Protection

*Table continues on the next page...*

## FMC\_PFAPR field descriptions (continued)

Field	Description
	<p>This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.</p> <p>00 No access may be performed by this master  01 Only read accesses may be performed by this master  10 Only write accesses may be performed by this master  11 Both read and write accesses may be performed by this master</p>
3–2 M1AP[1:0]	<p>Master 1 Access Protection</p> <p>This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.</p> <p>00 No access may be performed by this master  01 Only read accesses may be performed by this master  10 Only write accesses may be performed by this master  11 Both read and write accesses may be performed by this master</p>
1–0 M0AP[1:0]	<p>Master 0 Access Protection</p> <p>This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.</p> <p>00 No access may be performed by this master  01 Only read accesses may be performed by this master  10 Only write accesses may be performed by this master  11 Both read and write accesses may be performed by this master</p>

## 29.4.2 Flash Bank 0-1 Control Register (FMC\_PFB01CR)

This register controls the operation of memory banks 0 and 1.

Address: FMC\_PFB01CR is 4001\_F000h base + 4h offset = 4001\_F004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	B01RWSC[3:0]				CLCK_WAY[3:0]				0				0	B01MW[1:0]		0
W									CINV_WAY[3:0]				S_B_INV			
Reset	0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								CRC[2:0]			B01DCE	B01ICE	B01DPE	B01IPE	B01SEBE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

## FMC\_PFB01CR field descriptions

Field	Description
31–28 B01RWSC[3:0]	<p>Bank 0-1 Read Wait State Control</p> <p>This read-only field defines the number of wait states required to access the bank 0-1 flash memory. The relationship between the read access time of the flash array (expressed in system clock cycles) and RWSC is defined as:</p> $\text{Access time of flash array [system clocks]} = \text{RWSC} + 1$ <p>The FMC automatically calculates this value based on the ratio of the system clock speed to the flash clock speed. For example, when this ratio is 4:1, the field's value is 3h.</p>
27–24 CLCK_WAY[3:0]	<p>Cache Lock Way x</p> <p>These bits determine if the given cache way is locked such that its contents will not be displaced by future misses.</p> <p>The bit setting definitions are for each bit in the field.</p> <p>0 Cache way is unlocked and may be displaced 1 Cache way is locked and its contents are not displaced</p>
23–20 CINV_WAY[3:0]	<p>Cache Invalidate Way x</p> <p>These bits determine if the given cache way is to be invalidated (cleared). When a bit within this field is written, the corresponding cache way is immediately invalidated: the way's tag, data, and valid contents are cleared. This field always reads as zero.</p> <p>Cache invalidation takes precedence over locking. The cache is invalidated by system reset. System software is required to maintain memory coherency when any segment of the flash memory is programmed or erased. Accordingly, cache invalidations must occur after a programming or erase event is completed and before the new memory image is accessed.</p> <p>The bit setting definitions are for each bit in the field.</p> <p>0 No cache way invalidation for the corresponding cache 1 Invalidate cache way for the corresponding cache: clear the tag, data, and vld bits of ways selected</p>
19 S_B_INV	<p>Invalidate Prefetch Speculation Buffer</p> <p>This bit determines if the FMC's prefetch speculation buffer and the single entry page buffer are to be invalidated (cleared). When this bit is written, the speculation buffer and single entry buffer are immediately cleared. This bit always reads as zero.</p> <p>0 Speculation buffer and single entry buffer are not affected. 1 Invalidate (clear) speculation buffer and single entry buffer.</p>
18–17 B01MW[1:0]	<p>Bank 0-1 Memory Width</p> <p>This read-only field defines the width of the bank 0-1 memory.</p> <p>00 32 bits 01 64 bits 10 128 bits 11 Reserved</p>
16 Reserved	This read-only field is reserved and always has the value zero.
15–8 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

## FMC\_PFB01CR field descriptions (continued)

Field	Description
7-5 CRC[2:0]	<p>Cache Replacement Control</p> <p>This 3-bit field defines the replacement algorithm for accesses that are cached.</p> <p>000 LRU replacement algorithm per set across all four ways  001 Reserved  010 Independent LRU with ways [0-1] for ifetches, [2-3] for data  011 Independent LRU with ways [0-2] for ifetches, [3] for data  1xx Reserved</p>
4 B01DCE	<p>Bank 0-1 Data Cache Enable</p> <p>This bit controls whether data references are loaded into the cache.</p> <p>0 Do not cache data references.  1 Cache data references.</p>
3 B01ICE	<p>Bank 0-1 Instruction Cache Enable</p> <p>This bit controls whether instruction fetches are loaded into the cache.</p> <p>0 Do not cache instruction fetches.  1 Cache instruction fetches.</p>
2 B01DPE	<p>Bank 0-1 Data Prefetch Enable</p> <p>This bit controls whether prefetches (or speculative accesses) are initiated in response to data references.</p> <p>0 Do not prefetch in response to data references.  1 Enable prefetches in response to data references.</p>
1 B01IPE	<p>Bank 0-1 Instruction Prefetch Enable</p> <p>This bit controls whether prefetches (or speculative accesses) are initiated in response to instruction fetches.</p> <p>0 Do not prefetch in response to instruction fetches.  1 Enable prefetches in response to instruction fetches.</p>
0 B01SEBE	<p>Bank 0-1 Single Entry Buffer Enable</p> <p>This bit controls whether the single entry page buffer is enabled in response to flash read accesses. Its operation is independent from the cache of banks 2-3.</p> <p>A high-to-low transition of this enable forces the page buffer to be invalidated.</p> <p>0 Single entry buffer is disabled.  1 Single entry buffer is enabled.</p>

### 29.4.3 Flash Bank 2-3 Control Register (FMC\_PFB23CR)

This register has a format similar to that for PFB01CR, except it controls the operation of memory banks 2-3, and the "global" cache control fields are empty.

Address: FMC\_PFB23CR is 4001\_F000h base + 8h offset = 4001\_F008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	B23RWSC[3:0]				0								B23MW[1:0]		0	
W	[Reserved]															
Reset	0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								0			B23DCE	B23ICE	B23DPE	B23IPE	B23SEBE
W	[Reserved]															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

#### FMC\_PFB23CR field descriptions

Field	Description
31–28 B23RWSC[3:0]	Bank 2-3 Read Wait State Control This read-only field defines the number of wait states required to access the bank 2-3 flash memory. The relationship between the read access time of the flash array (expressed in system clock cycles) and RWSC is defined as: Access time of flash array [system clocks] = RWSC + 1 The FMC automatically calculates this value based on the ratio of the system clock speed to the flash clock speed. For example, when this ratio is 4:1, the field's value is 3h.
27–19 Reserved	This read-only field is reserved and always has the value zero.
18–17 B23MW[1:0]	Bank 2-3 Memory Width This read-only field defines the width of the bank 2-3 memory.  00 32 bits 01 64 bits 10 128 bits 11 Reserved
16 Reserved	This read-only field is reserved and always has the value zero.
15–8 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...


**FMC\_PFB23CR field descriptions (continued)**

<b>Field</b>	<b>Description</b>
7–5 Reserved	This read-only field is reserved and always has the value zero.
4 B23DCE	Bank 2-3 Data Cache Enable  This bit controls whether data references are loaded into the cache.  0 Do not cache data references. 1 Cache data references.
3 B23ICE	Bank 2-3 Instruction Cache Enable  This bit controls whether instruction fetches are loaded into the cache.  0 Do not cache instruction fetches. 1 Cache instruction fetches.
2 B23DPE	Bank 2-3 Data Prefetch Enable  This bit controls whether prefetches (or speculative accesses) are initiated in response to data references.  0 Do not prefetch in response to data references. 1 Enable prefetches in response to data references.
1 B23IPE	Bank 2-3 Instruction Prefetch Enable  This bit controls whether prefetches (or speculative accesses) are initiated in response to instruction fetches.  0 Do not prefetch in response to instruction fetches. 1 Enable prefetches in response to instruction fetches.
0 B23SEBE	Bank 2-3 Single Entry Buffer Enable  This bit controls whether the single entry buffer is enabled in response to flash read accesses. Its operation is independent from the cache of banks 0-1.  A high-to-low transition of this enable forces the page buffer to be invalidated.  0 Single entry buffer is disabled. 1 Single entry buffer is enabled.

### 29.4.4 Cache Tag Storage (FMC\_TAGVDW0Sn)

The 128-entry cache is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In TAGVDWxSy, x denotes the way, and y denotes the set. This section represents tag/vld information for all 3 sets (n=0-3) in way 0.

Addresses: FMC\_TAGVDW0S0 is 4001\_F000h base + 100h offset = 4001\_F100h  
 FMC\_TAGVDW0S1 is 4001\_F000h base + 104h offset = 4001\_F104h  
 FMC\_TAGVDW0S2 is 4001\_F000h base + 108h offset = 4001\_F108h  
 FMC\_TAGVDW0S3 is 4001\_F000h base + 10Ch offset = 4001\_F10Ch



#### FMC\_TAGVDW0Sn field descriptions

Field	Description
31–20 Reserved	This read-only field is reserved and always has the value zero.
19–6 tag[19:6]	13-bit tag for cache entry
5–1 Reserved	This read-only field is reserved and always has the value zero.
0 valid	1-bit valid for cache entry

## 29.4.5 Cache Tag Storage (FMC\_TAGVDW1Sn)


The 128-entry cache is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In TAGVDW<sub>x</sub>S<sub>y</sub>, x denotes the way, and y denotes the set. This section represents tag/vld information for all 3 sets (n=0-3) in way 1.

Addresses: FMC\_TAGVDW1S0 is 4001\_F000h base + 110h offset = 4001\_F110h

FMC\_TAGVDW1S1 is 4001\_F000h base + 114h offset = 4001\_F114h

FMC\_TAGVDW1S2 is 4001\_F000h base + 118h offset = 4001\_F118h

FMC\_TAGVDW1S3 is 4001\_F000h base + 11Ch offset = 4001\_F11Ch




### FMC\_TAGVDW1Sn field descriptions

Field	Description
31–20 Reserved	This read-only field is reserved and always has the value zero.
19–6 tag[19:6]	13-bit tag for cache entry
5–1 Reserved	This read-only field is reserved and always has the value zero.
0 valid	1-bit valid for cache entry

### 29.4.6 Cache Tag Storage (FMC\_TAGVDW2Sn)

The 128-entry cache is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In TAGVDWxSy, x denotes the way, and y denotes the set. This section represents tag/vld information for all 3 sets (n=0-3) in way 2.

Addresses: FMC\_TAGVDW2S0 is 4001\_F000h base + 120h offset = 4001\_F120h  
 FMC\_TAGVDW2S1 is 4001\_F000h base + 124h offset = 4001\_F124h  
 FMC\_TAGVDW2S2 is 4001\_F000h base + 128h offset = 4001\_F128h  
 FMC\_TAGVDW2S3 is 4001\_F000h base + 12Ch offset = 4001\_F12Ch



#### FMC\_TAGVDW2Sn field descriptions

Field	Description
31–20 Reserved	This read-only field is reserved and always has the value zero.
19–6 tag[19:6]	13-bit tag for cache entry
5–1 Reserved	This read-only field is reserved and always has the value zero.
0 valid	1-bit valid for cache entry

## 29.4.7 Cache Tag Storage (FMC\_TAGVDW3Sn)


The 128-entry cache is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In TAGVDW<sub>x</sub>S<sub>y</sub>, x denotes the way, and y denotes the set. This section represents tag/vld information for all 3 sets (n=0-3) in way 3.

Addresses: FMC\_TAGVDW3S0 is 4001\_F000h base + 130h offset = 4001\_F130h

FMC\_TAGVDW3S1 is 4001\_F000h base + 134h offset = 4001\_F134h

FMC\_TAGVDW3S2 is 4001\_F000h base + 138h offset = 4001\_F138h

FMC\_TAGVDW3S3 is 4001\_F000h base + 13Ch offset = 4001\_F13Ch




### FMC\_TAGVDW3Sn field descriptions

Field	Description
31–20 Reserved	This read-only field is reserved and always has the value zero.
19–6 tag[19:6]	13-bit tag for cache entry
5–1 Reserved	This read-only field is reserved and always has the value zero.
0 valid	1-bit valid for cache entry

### 29.4.8 Cache Data Storage (uppermost word) (FMC\_DATAW0SUM)

The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the uppermost word (bits [127:96]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW0S0UM is 4001\_F000h base + 200h offset = 4001\_F200h  
 FMC\_DATAW0S1UM is 4001\_F000h base + 210h offset = 4001\_F210h  
 FMC\_DATAW0S2UM is 4001\_F000h base + 220h offset = 4001\_F220h  
 FMC\_DATAW0S3UM is 4001\_F000h base + 230h offset = 4001\_F230h



#### FMC\_DATAW0SnUM field descriptions

Field	Description
31-0 data[127:96]	Bits [127:96] of data entry

## 29.4.9 Cache Data Storage (mid-upper word) (FMC\_DATAW0SMU)


The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the mid-upper word (bits [95:64]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW0S0MU is 4001\_F000h base + 204h offset = 4001\_F204h

FMC\_DATAW0S1MU is 4001\_F000h base + 214h offset = 4001\_F214h

FMC\_DATAW0S2MU is 4001\_F000h base + 224h offset = 4001\_F224h

FMC\_DATAW0S3MU is 4001\_F000h base + 234h offset = 4001\_F234h




### FMC\_DATAW0SnMU field descriptions

Field	Description
31–0 data[95:64]	Bits [95:64] of data entry

### 29.4.10 Cache Data Storage (mid-lower word) (FMC\_DATAW0SML)

The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the mid-lower word (bits [63:32]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW0S0ML is 4001\_F000h base + 208h offset = 4001\_F208h  
 FMC\_DATAW0S1ML is 4001\_F000h base + 218h offset = 4001\_F218h  
 FMC\_DATAW0S2ML is 4001\_F000h base + 228h offset = 4001\_F228h  
 FMC\_DATAW0S3ML is 4001\_F000h base + 238h offset = 4001\_F238h



#### FMC\_DATAW0SnML field descriptions

Field	Description
31-0 data[63:32]	Bits [63:32] of data entry

### 29.4.11 Cache Data Storage (lowermost word) (FMC\_DATAW0SLM)


The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the lowermost word (bits [31:0]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW0S0LM is 4001\_F000h base + 20Ch offset = 4001\_F20Ch

FMC\_DATAW0S1LM is 4001\_F000h base + 21Ch offset = 4001\_F21Ch

FMC\_DATAW0S2LM is 4001\_F000h base + 22Ch offset = 4001\_F22Ch

FMC\_DATAW0S3LM is 4001\_F000h base + 23Ch offset = 4001\_F23Ch




#### FMC\_DATAW0SnLM field descriptions

Field	Description
31–0 data[31:0]	Bits [31:0] of data entry

### 29.4.12 Cache Data Storage (uppermost word) (FMC\_DATAW1SUM)

The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the uppermost word (bits [127:96]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW1S0UM is 4001\_F000h base + 240h offset = 4001\_F240h  
 FMC\_DATAW1S1UM is 4001\_F000h base + 250h offset = 4001\_F250h  
 FMC\_DATAW1S2UM is 4001\_F000h base + 260h offset = 4001\_F260h  
 FMC\_DATAW1S3UM is 4001\_F000h base + 270h offset = 4001\_F270h



#### FMC\_DATAW1SnUM field descriptions

Field	Description
31-0 data[127:96]	Bits [127:96] of data entry

### 29.4.13 Cache Data Storage (mid-upper word) (FMC\_DATAW1SMU)


The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the mid-upper word (bits [95:64]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW1S0MU is 4001\_F000h base + 244h offset = 4001\_F244h

FMC\_DATAW1S1MU is 4001\_F000h base + 254h offset = 4001\_F254h

FMC\_DATAW1S2MU is 4001\_F000h base + 264h offset = 4001\_F264h

FMC\_DATAW1S3MU is 4001\_F000h base + 274h offset = 4001\_F274h




#### FMC\_DATAW1SnMU field descriptions

Field	Description
31–0 data[95:64]	Bits [95:64] of data entry

### 29.4.14 Cache Data Storage (mid-lower word) (FMC\_DATAW1SML)

The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the mid-lower word (bits [63:32]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW1S0ML is 4001\_F000h base + 248h offset = 4001\_F248h  
 FMC\_DATAW1S1ML is 4001\_F000h base + 258h offset = 4001\_F258h  
 FMC\_DATAW1S2ML is 4001\_F000h base + 268h offset = 4001\_F268h  
 FMC\_DATAW1S3ML is 4001\_F000h base + 278h offset = 4001\_F278h



#### FMC\_DATAW1SnML field descriptions

Field	Description
31-0 data[63:32]	Bits [63:32] of data entry

### 29.4.15 Cache Data Storage (lowermost word) (FMC\_DATAW1SLM)


The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the lowermost word (bits [31:0]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW1S0LM is 4001\_F000h base + 24Ch offset = 4001\_F24Ch

FMC\_DATAW1S1LM is 4001\_F000h base + 25Ch offset = 4001\_F25Ch

FMC\_DATAW1S2LM is 4001\_F000h base + 26Ch offset = 4001\_F26Ch

FMC\_DATAW1S3LM is 4001\_F000h base + 27Ch offset = 4001\_F27Ch




#### FMC\_DATAW1SnLM field descriptions

Field	Description
31–0 data[31:0]	Bits [31:0] of data entry

### 29.4.16 Cache Data Storage (uppermost word) (FMC\_DATAW2SUM)

The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the uppermost word (bits [127:96]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW2S0UM is 4001\_F000h base + 280h offset = 4001\_F280h  
 FMC\_DATAW2S1UM is 4001\_F000h base + 290h offset = 4001\_F290h  
 FMC\_DATAW2S2UM is 4001\_F000h base + 2A0h offset = 4001\_F2A0h  
 FMC\_DATAW2S3UM is 4001\_F000h base + 2B0h offset = 4001\_F2B0h



#### FMC\_DATAW2SnUM field descriptions

Field	Description
31-0 data[127:96]	Bits [127:96] of data entry

### 29.4.17 Cache Data Storage (mid-upper word) (FMC\_DATAW2SMU)


The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the mid-upper word (bits [95:64]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW2S0MU is 4001\_F000h base + 284h offset = 4001\_F284h

FMC\_DATAW2S1MU is 4001\_F000h base + 294h offset = 4001\_F294h

FMC\_DATAW2S2MU is 4001\_F000h base + 2A4h offset = 4001\_F2A4h

FMC\_DATAW2S3MU is 4001\_F000h base + 2B4h offset = 4001\_F2B4h




#### FMC\_DATAW2SnMU field descriptions

Field	Description
31–0 data[95:64]	Bits [95:64] of data entry

### 29.4.18 Cache Data Storage (mid-lower word) (FMC\_DATAW2SML)

The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the mid-lower word (bits [63:32]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW2S0ML is 4001\_F000h base + 288h offset = 4001\_F288h  
 FMC\_DATAW2S1ML is 4001\_F000h base + 298h offset = 4001\_F298h  
 FMC\_DATAW2S2ML is 4001\_F000h base + 2A8h offset = 4001\_F2A8h  
 FMC\_DATAW2S3ML is 4001\_F000h base + 2B8h offset = 4001\_F2B8h



#### FMC\_DATAW2SnML field descriptions

Field	Description
31-0 data[63:32]	Bits [63:32] of data entry

### 29.4.19 Cache Data Storage (lowermost word) (FMC\_DATAW2SLM)


The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the lowermost word (bits [31:0]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW2S0LM is 4001\_F000h base + 28Ch offset = 4001\_F28Ch

FMC\_DATAW2S1LM is 4001\_F000h base + 29Ch offset = 4001\_F29Ch

FMC\_DATAW2S2LM is 4001\_F000h base + 2ACh offset = 4001\_F2ACh

FMC\_DATAW2S3LM is 4001\_F000h base + 2BCh offset = 4001\_F2BCh



#### FMC\_DATAW2SnLM field descriptions

Field	Description
31–0 data[31:0]	Bits [31:0] of data entry

### 29.4.20 Cache Data Storage (uppermost word) (FMC\_DATAW3SUM)


The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the uppermost word (bits [127:96]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW3S0UM is 4001\_F000h base + 2C0h offset = 4001\_F2C0h

FMC\_DATAW3S1UM is 4001\_F000h base + 2D0h offset = 4001\_F2D0h

FMC\_DATAW3S2UM is 4001\_F000h base + 2E0h offset = 4001\_F2E0h

FMC\_DATAW3S3UM is 4001\_F000h base + 2F0h offset = 4001\_F2F0h



#### FMC\_DATAW3SnUM field descriptions

Field	Description
31-0 data[127:96]	Bits [127:96] of data entry

## 29.4.21 Cache Data Storage (mid-upper word) (FMC\_DATAW3SMU)


The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the mid-upper word (bits [95:64]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW3S0MU is 4001\_F000h base + 2C4h offset = 4001\_F2C4h

FMC\_DATAW3S1MU is 4001\_F000h base + 2D4h offset = 4001\_F2D4h

FMC\_DATAW3S2MU is 4001\_F000h base + 2E4h offset = 4001\_F2E4h

FMC\_DATAW3S3MU is 4001\_F000h base + 2F4h offset = 4001\_F2F4h




### FMC\_DATAW3SnMU field descriptions

Field	Description
31–0 data[95:64]	Bits [95:64] of data entry

### 29.4.22 Cache Data Storage (mid-lower word) (FMC\_DATAW3SML)

The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the mid-lower word (bits [63:32]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW3S0ML is 4001\_F000h base + 2C8h offset = 4001\_F2C8h  
 FMC\_DATAW3S1ML is 4001\_F000h base + 2D8h offset = 4001\_F2D8h  
 FMC\_DATAW3S2ML is 4001\_F000h base + 2E8h offset = 4001\_F2E8h  
 FMC\_DATAW3S3ML is 4001\_F000h base + 2F8h offset = 4001\_F2F8h



#### FMC\_DATAW3SnML field descriptions

Field	Description
31-0 data[63:32]	Bits [63:32] of data entry

### 29.4.23 Cache Data Storage (lowermost word) (FMC\_DATAW3SLM)


The cache of sixteen 128-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAWxSyUM, DATAWxSyMU, DATAWxSyML, and DATAWxSyLM, x denotes the way, y denotes the set, and the final two letters identify the word: UM (uppermost), MU (mid-upper), ML (mid-lower), and LM (lowermost). This section represents data for the lowermost word (bits [31:0]) of all 4 sets (n=0-3) in way 0.

Addresses: FMC\_DATAW3S0LM is 4001\_F000h base + 2CCh offset = 4001\_F2CCh

FMC\_DATAW3S1LM is 4001\_F000h base + 2DCh offset = 4001\_F2DCh

FMC\_DATAW3S2LM is 4001\_F000h base + 2ECh offset = 4001\_F2ECh

FMC\_DATAW3S3LM is 4001\_F000h base + 2FCh offset = 4001\_F2FCh



#### FMC\_DATAW3SnLM field descriptions

Field	Description
31–0 data[31:0]	Bits [31:0] of data entry

## 29.5 Functional description

The FMC is a flash acceleration unit with flexible buffers for user configuration. Besides managing the interface between the device and the flash memory and FlexMemory, the FMC can be used to restrict access from crossbar switch masters and customize the cache and buffers to provide single-cycle system-clock data-access times. Whenever a hit occurs for the prefetch speculation buffer, the cache, or the single-entry buffer, the requested data is transferred within a single system clock.

Upon system reset, the FMC is configured to provide a significant level of buffering for transfers from the flash memory or FlexMemory:

- Crossbar masters 0-2 have read access to banks 0-3.
- Crossbar masters 0-2 have write access to a portion of banks 2-3 when FlexNVM is used with FlexRAM as EEPROM.
- Prefetch support for data and instructions is enabled for crossbar masters 0-2.

## Functional description

- The cache is configured for least recently used (LRU) replacement for all four ways.
- The cache is configured for data or instruction replacement.
- The single-entry buffer is enabled.

Though the default configuration provides a high degree of flash acceleration, advanced users may desire to customize the FMC buffer configurations to maximize throughput for their use cases. When reconfiguring the FMC for custom use cases, do not program the FMC's control registers while the flash memory or FlexMemory is being accessed. Instead, change the control registers with a routine executing from RAM in supervisor mode.

The FMC's cache and buffering controls within PFB01CR and PFB23CR allow the tuning of resources to suit particular applications' needs. The cache and two buffers are each controlled individually. The register controls enable buffering and prefetching per memory bank pair (banks 0-1 and 2-3) and access type (instruction fetch or data reference). The cache also supports three types of LRU replacement algorithms:

- LRU per set across all four ways,
- LRU with ways [0-1] for instruction fetches and ways [2-3] for data fetches, and
- LRU with ways [0-2] for instruction fetches and way [3] for data fetches.

As an application example: if both instruction fetches and data references are accessing banks 0-1, control is available to send instruction fetches, data references, or both to the cache or the single-entry buffer. Likewise, speculation can be enabled or disabled for either type of access. If both instruction fetches and data references are cached, the cache's way resources may be divided in several ways between the instruction fetches and data references.

In another application example, the cache can be configured for replacement from banks 0-1, while the single-entry buffer can be enabled for banks 2-3 only. This configuration is ideal for applications that use banks 0-1 for program space and banks 2-3 for data space.

# Chapter 30

## Flash Memory Module (FTFE)

### 30.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The FTFE module includes the following accessible memory regions:

- Program flash memory for vector space and code store
- For FlexNVM devices: FlexNVM for data store and additional code store
- For FlexNVM devices: FlexRAM for high-endurance data store or traditional RAM
- For program flash only devices: Programming acceleration RAM to speed flash programming

Flash memory is ideal for single-supply applications, permitting in-the-field erase and reprogramming operations without the need for any external high voltage power sources.

The FTFE module includes a memory controller that executes commands to modify flash memory contents. An erased bit reads '1' and a programmed bit reads '0'. The programming operation is unidirectional; it can only move bits from the '1' state (erased) to the '0' state (programmed). Only the erase operation restores bits from '0' to '1'; bits cannot be programmed from a '0' to a '1'.

#### CAUTION

A flash memory location must be in the erased state before being programmed. Cumulative programming of bits (back-to-back program operations without an intervening erase) within a flash memory location is not allowed. Re-programming of existing 0s to 0 is not allowed as this overstresses the device.

The standard shipping condition for flash memory is erased with security disabled. Data loss over time may occur due to degradation of the erased ('1') states and/or programmed ('0') states. Therefore, it is recommended that each flash block or sector be re-erased immediately prior to factory programming to ensure that the full data retention capability is achieved.

### 30.1.1 Features

The FTFE module includes the following features.

#### NOTE

See the device's Chip Configuration details for the exact amount of flash memory available on your device.

#### 30.1.1.1 Program Flash Memory Features

- Sector size of 4 Kbytes
- Program flash protection scheme prevents accidental program or erase of stored data
- Automated, built-in, program and erase algorithms with verify
- Section programming for faster bulk programming times
- For devices containing only program flash memory: Read access to one program flash block is possible while programming or erasing data in another program flash block
- For devices containing FlexNVM memory: Read access to one program flash block is possible while programming or erasing data in another program flash block, data flash block, or FlexRAM

#### 30.1.1.2 FlexNVM memory features

When FlexNVM is partitioned for data flash memory (on devices that contain FlexNVM memory):

- Sector size of 4 Kbytes
- Protection scheme prevents accidental program or erase of stored data

- Automated, built-in program and erase algorithms with verify
- Section programming for faster bulk programming times
- Read access to one data flash block possible while programming or erasing data in another program flash block or data flash block

### 30.1.1.3 Program acceleration RAM features

- For devices with only program flash memory: RAM to support section programming

### 30.1.1.4 FlexRAM features

For devices with FlexNVM memory:

- Memory that can be used as traditional RAM or as high-endurance EEPROM storage
- Up to 16 Kbytes of FlexRAM configured for EEPROM or traditional RAM operations
- When configured for EEPROM:
  - Protection scheme prevents accidental program or erase of data written for EEPROM
  - Built-in hardware emulation scheme to automate EEPROM record maintenance functions
  - Programmable EEPROM data set size and FlexNVM partition code facilitating EEPROM memory endurance trade-offs
  - Supports FlexRAM aligned writes of 1, 2, or 4 bytes at a time
  - Read access to FlexRAM possible while programming or erasing data in the program or data flash memory
- When configured for traditional RAM:
  - Read and write access possible to the FlexRAM while programming or erasing data in the program or data flash memory


### 30.1.1.5 Other FTFE module features

- Internal high-voltage supply generator for flash memory program and erase operations
- Optional interrupt generation upon flash command completion
- Supports MCU security mechanisms which prevent unauthorized access to the flash memory contents

### 30.1.2 Block diagram

The block diagram of the FTFE module is shown in the following figure.

For devices with FlexNVM feature:



**Figure 30-1. FTFE block diagram**

For devices that contain only program flash:




Figure 30-2. FTFE block diagram

### 30.1.3 Glossary

**Command write sequence** — A series of MCU writes to the Flash FCCOB register group that initiates and controls the execution of Flash algorithms that are built into the FTFE module.

**Data flash memory** — Partitioned from the FlexNVM block, the data flash memory provides nonvolatile storage for user data, boot code, and additional code store.

**Data flash sector** — The data flash sector is the smallest portion of the data flash memory that can be erased.

**EEPROM** — Using a built-in filing system, the FTFE module emulates the characteristics of an EEPROM by effectively providing a high-endurance, byte-writeable (program and erase) NVM.

**EEPROM backup data header** — The EEPROM backup data header is comprised of a 64-bit field found in EEPROM backup data memory which contains information used by the EEPROM filing system to determine the status of a specific EEPROM backup flash sector.

**EEPROM backup data record** — The EEPROM backup data record is comprised of a 7-bit status field, a 13-bit address field, and a 32-bit data field found in EEPROM backup data memory which is used by the EEPROM filing system. If the status field indicates a record is valid, the data field is mirrored in the FlexRAM at a location determined by the address field.

**EEPROM backup data memory** — Partitioned from the FlexNVM block, EEPROM backup data memory provides nonvolatile storage for the EEPROM filing system representing data written to the FlexRAM requiring highest endurance.

**EEPROM backup data sector** — The EEPROM backup data sector contains one EEPROM header and up to 255 EEPROM backup data records, which are used by the EEPROM filing system.

**Endurance** — The number of times that a flash memory location can be erased and reprogrammed.

**FCCOB (Flash Common Command Object)** — A group of flash registers that are used to pass command, address, data, and any associated parameters to the memory controller in the FTFE module.

**Flash block** — A macro within the FTFE module which provides the nonvolatile memory storage.

**FlexMemory** — FTFE configuration that supports data flash, EEPROM, and FlexRAM.

**FlexNVM Block** — The FlexNVM block can be configured to be used as data flash memory, EEPROM backup flash memory, or a combination of both.

**FlexRAM** — The FlexRAM refers to a RAM, dedicated to the FTFE module, that can be configured to store EEPROM data or as traditional RAM. When configured for EEPROM, valid writes to the FlexRAM generates a new EEPROM backup data record stored in the EEPROM backup flash memory.

**FTFE Module** — All flash blocks plus an FMU and an interface to MCU buses.

**IFR** — Nonvolatile information register found in each flash block, separate from the main memory array.

**NVM** — Nonvolatile memory. A memory technology that maintains stored data during power-off. The flash array is an NVM using NOR-type flash memory technology.

**NVM Normal Mode** — An NVM mode that provides basic user access to FTFE resources. The CPU or other bus masters initiate flash program and erase operations (or other flash commands) using writes to the FCCOB register group in the FTFE module.

**NVM Special Mode** — An NVM mode enabling external, off-chip access to the memory resources in the FTFE module. A reduced flash command set is available when the MCU is secured. See the Chip Configuration details for information on when this mode is used.

**Double-Phrase** — 128 bits of data with an aligned double-phrase having byte-address[3:0] = 0000.

**Phrase** — 64 bits of data with an aligned phrase having byte-address[2:0] = 000.

**Longword** — 32 bits of data with an aligned longword having byte-address[1:0] = 00.

**Word** — 16 bits of data with an aligned word having byte-address[0] = 0.

**Program flash** — The program flash memory provides nonvolatile storage for vectors and code store.

**Program flash sector** — The smallest portion of the program flash memory (consecutive addresses) that can be erased.

**Retention** — The length of time that data can be kept in the NVM without experiencing errors upon readout. Since erased (1) states are subject to degradation just like programmed (0) states, the data retention limit may be reached from the last erase operation (not from the programming time).

**RWW**— Read-While-Write. The ability to simultaneously read from one memory resource while commanded operations are active in another memory resource.

**Section program buffer** — Lower half of the programming acceleration FlexRAM allocated for storing large amounts of data for programming via the Program Section command.

**Secure** — An MCU state conveyed to the FTFE module as described in the Chip Configuration details for this device. In the secure state, reading and changing NVM contents is restricted.

## 30.2 External signal description

The FTFE module contains no signals that connect off-chip.

## 30.3 Memory map and registers

This section describes the memory map and registers for the FTFE module. Data read from unimplemented memory space in the FTFE module is undefined. Writes to unimplemented or reserved memory space (registers) in the FTFE module are ignored.

### 30.3.1 Flash configuration field description

The program flash memory contains a 16-byte flash configuration field that stores default protection settings (loaded on reset) and security information that allows the MCU to restrict access to the FTFE module.

## Memory map and registers

Flash Configuration Field Byte Address	Size (Bytes)	Field Description
0x0_0400 - 0x0_0407	8	Backdoor Comparison Key. Refer to <a href="#">Verify Backdoor Access Key command</a> and <a href="#">Unsecuring the MCU Using Backdoor Key Access</a> .
0x0_0408 - 0x0_040B	4	Program flash protection bytes. Refer to the description of the Program Flash Protection Registers (FPROT0-3).
0x0_040F	1	Program flash only devices: Reserved FlexNVM devices: Data flash protection byte. Refer to the description of the Data Flash Protection Register (FDPROT).
0x0_040E	1	Program flash only devices: Reserved FlexNVM devices: EEPROM protection byte. Refer to the description of the EEPROM Protection Register (FEPROT).
0x0_040D	1	Flash nonvolatile option byte. Refer to the description of the Flash Option Register (FOPT).
0x0_040C	1	Flash security byte. Refer to the description of the Flash Security Register (FSEC).

### 30.3.2 Program flash 0 IFR map

The program flash 0 IFR is a 1 Kbyte nonvolatile information memory that can be read freely, but the user has no erase and limited program capabilities (see the Read Once, Program Once, and Read Resource commands in [Read Once Command](#), [Program Once command](#) and [Read Resource Command](#)). The contents of the program flash 0 IFR are summarized in the following table and further described in the subsequent paragraphs.

The program flash 0 IFR is located within the program flash 0 memory block.

Address Range	Size (Bytes)	Field Description
0x000 – 0x3BF	960	Reserved
0x3C0 – 03xFF	64	Program Once Field

#### 30.3.2.1 Program Once field

The Program Once field in the program flash 0 IFR provides 64 bytes of user data storage separate from the program flash 0 main array. The user can program the Program Once field one time only as there is no program flash IFR erase mechanism available to the

user. The Program Once field can be read any number of times. This section of the program flash 0 IFR is accessed in 8 byte records using the Read Once and Program Once commands (see [Read Once Command](#) and [Program Once command](#)).

### 30.3.3 Data flash 0 IFR map

The following only applies to devices with FlexNVM.

The data flash 0 IFR is a 1 Kbyte nonvolatile information memory that can be read and erased, but the user has limited program capabilities in the data flash 0 IFR (see the Program Partition command in [Program Partition command](#), the Erase All Blocks command in [Erase All Blocks Command](#), and the Read Resource command in [Read Resource Command](#)). The contents of the data flash 0 IFR are summarized in the following table and further described in the subsequent paragraphs.

The data flash 0 IFR is located within the data flash 0 memory block.

Address Range	Size (Bytes)	Field Description
0x00 – 0x3FB, 0x3FE – 0x3FF	1022	Reserved
0x3FD	1	EEPROM Data Set Size
0x3FC	1	FlexNVM Partition Code

#### 30.3.3.1 EEPROM Data Set Size

The EEPROM data set size byte in the data flash IFR supplies information which determines the amount of FlexRAM used in each of the available EEPROM subsystems. To program the EEESPLIT and EEESIZE values, see the Program Partition command described in [Program Partition command](#).

**Table 30-1. EEPROM Data Set Size**

Data flash IFR: 0x03FD							
7	6	5	4	3	2	1	0
1	1	EEESPLIT		EEESIZE			
= Unimplemented or Reserved							

**Table 30-2. EEPROM Data Set Size Field Description**

Field	Description
7-6 Reserved	This read-only bitfield is reserved and must always be written as one.

*Table continues on the next page...*

**Table 30-2. EEPROM Data Set Size Field Description (continued)**

Field	Description
5-4 EESPLIT	<p><b>EEPROM Split Factor</b> — Determines the relative sizes of the two EEPROM subsystems. Each subsystem is allocated half of the available EEPROM-backup as defined by DEPART.</p> <p>'00' = Subsystem A: EEESIZE*1/8, subsystem B: EEESIZE*7/8</p> <p>'01' = Subsystem A: EEESIZE*1/4, subsystem B: EEESIZE*3/4</p> <p>'10' = Subsystem A: EEESIZE*1/2, subsystem B: EEESIZE*1/2</p> <p>'11' = Subsystem A: EEESIZE*1/2, subsystem B: EEESIZE*1/2</p>
3-0 EEESIZE	<p><b>EEPROM Size</b> — Encoding of the total available FlexRAM for EEPROM use.</p> <p><b>NOTE:</b> EEESIZE must be 0 bytes (1111b) when the FlexNVM partition code (<a href="#">FlexNVM partition code</a>) is set to 'No EEPROM'.</p> <p>'0000' = 16,384 Bytes</p> <p>'0001' = 8,192 Bytes</p> <p>'0010' = 4,096 Bytes</p> <p>'0011' = 2,048 Bytes</p> <p>'0100' = 1,024 Bytes</p> <p>'0101' = 512 Bytes</p> <p>'0110' = 256 Bytes</p> <p>'0111' = 128 Bytes</p> <p>'1000' = 64 Bytes</p> <p>'1001' = 32 Bytes</p> <p>'1010' = Reserved</p> <p>'1011' = Reserved</p> <p>'1100' = Reserved</p> <p>'1101' = Reserved</p> <p>'1110' = Reserved</p> <p>'1111' = 0 Bytes</p>

### 30.3.3.2 FlexNVM partition code

The FlexNVM partition code byte in the data flash 0 IFR supplies a code which specifies how to split the FlexNVM block between data flash memory and EEPROM backup memory supporting EEPROM functions. To program the DEPART value, see the Program Partition command described in [Program Partition command](#).

**Table 30-3. FlexNVM partition code**

Data Flash IFR: 0x03FC							
7	6	5	4	3	2	1	0
1	1	1	1	DEPART			

*Table continues on the next page...*

**Table 30-3. FlexNVM partition code (continued)**

	= Unimplemented or Reserved
--	-----------------------------

**Table 30-4. FlexNVM partition code field description**

Field	Description																																																			
7-4 Reserved	This read-only bitfield is reserved and must always be written as one.																																																			
3-0 DEPART	<p><b>FlexNVM Partition Code</b> — Encoding of the data flash / EEPROM backup split within the FlexNVM memory block. FlexNVM memory not partitioned for data flash is used to store EEPROM records.</p> <table border="1"> <thead> <tr> <th>DEPART</th> <th>Data flash (KByte)</th> <th>EEPROM backup (KByte)</th> </tr> </thead> <tbody> <tr><td>0000</td><td>512</td><td>0</td></tr> <tr><td>0001</td><td>Reserved</td><td>Reserved</td></tr> <tr><td>0010</td><td>Reserved</td><td>Reserved</td></tr> <tr><td>0011</td><td>Reserved</td><td>Reserved</td></tr> <tr><td>0100</td><td>448</td><td>64</td></tr> <tr><td>0101</td><td>384</td><td>128</td></tr> <tr><td>0110</td><td>256</td><td>256</td></tr> <tr><td>0111</td><td>0</td><td>512</td></tr> <tr><td>1000</td><td>0</td><td>512</td></tr> <tr><td>1001</td><td>Reserved</td><td>Reserved</td></tr> <tr><td>1010</td><td>Reserved</td><td>Reserved</td></tr> <tr><td>1011</td><td>Reserved</td><td>Reserved</td></tr> <tr><td>1100</td><td>64</td><td>448</td></tr> <tr><td>1101</td><td>128</td><td>384</td></tr> <tr><td>1110</td><td>256</td><td>256</td></tr> <tr><td>1111</td><td>512</td><td>0</td></tr> </tbody> </table>	DEPART	Data flash (KByte)	EEPROM backup (KByte)	0000	512	0	0001	Reserved	Reserved	0010	Reserved	Reserved	0011	Reserved	Reserved	0100	448	64	0101	384	128	0110	256	256	0111	0	512	1000	0	512	1001	Reserved	Reserved	1010	Reserved	Reserved	1011	Reserved	Reserved	1100	64	448	1101	128	384	1110	256	256	1111	512	0
DEPART	Data flash (KByte)	EEPROM backup (KByte)																																																		
0000	512	0																																																		
0001	Reserved	Reserved																																																		
0010	Reserved	Reserved																																																		
0011	Reserved	Reserved																																																		
0100	448	64																																																		
0101	384	128																																																		
0110	256	256																																																		
0111	0	512																																																		
1000	0	512																																																		
1001	Reserved	Reserved																																																		
1010	Reserved	Reserved																																																		
1011	Reserved	Reserved																																																		
1100	64	448																																																		
1101	128	384																																																		
1110	256	256																																																		
1111	512	0																																																		

### 30.3.4 Register descriptions

The FTFE module contains a set of memory-mapped control and status registers.

#### NOTE

While a command is running (FSTAT[CCIF]=0), register writes are not accepted to any register except FCNFG and FSTAT. The no-write rule is relaxed during the start-up reset sequence, prior to the initial rise of CCIF. During this initialization period the user may write any register. All register writes are also disabled (except for registers FCNFG and

FSTAT) whenever an erase suspend request is active (FCNFG[ERSSUSP]=1).

### FTFE memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4002_0000	Flash Status Register (FTFE_FSTAT)	8	R/W	00h	<a href="#">30.34.1/769</a>
4002_0001	Flash Configuration Register (FTFE_FCENFG)	8	R/W	00h	<a href="#">30.34.2/770</a>
4002_0002	Flash Security Register (FTFE_FSEC)	8	R	Undefined	<a href="#">30.34.3/773</a>
4002_0003	Flash Option Register (FTFE_FOPT)	8	R	Undefined	<a href="#">30.34.4/774</a>
4002_0004	Flash Common Command Object Registers (FTFE_FCCOB3)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_0005	Flash Common Command Object Registers (FTFE_FCCOB2)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_0006	Flash Common Command Object Registers (FTFE_FCCOB1)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_0007	Flash Common Command Object Registers (FTFE_FCCOB0)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_0008	Flash Common Command Object Registers (FTFE_FCCOB7)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_0009	Flash Common Command Object Registers (FTFE_FCCOB6)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_000A	Flash Common Command Object Registers (FTFE_FCCOB5)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_000B	Flash Common Command Object Registers (FTFE_FCCOB4)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_000C	Flash Common Command Object Registers (FTFE_FCCOBB)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_000D	Flash Common Command Object Registers (FTFE_FCCOBA)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_000E	Flash Common Command Object Registers (FTFE_FCCOB9)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_000F	Flash Common Command Object Registers (FTFE_FCCOB8)	8	R/W	00h	<a href="#">30.34.5/775</a>
4002_0010	Program Flash Protection Registers (FTFE_FPROT3)	8	R/W	Undefined	<a href="#">30.34.6/776</a>
4002_0011	Program Flash Protection Registers (FTFE_FPROT2)	8	R/W	Undefined	<a href="#">30.34.6/776</a>

Table continues on the next page...

## FTFE memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4002_0012	Program Flash Protection Registers (FTFE_FPROT1)	8	R/W	Undefined	30.34.6/ 776
4002_0013	Program Flash Protection Registers (FTFE_FPROT0)	8	R/W	Undefined	30.34.6/ 776
4002_0016	EEPROM Protection Register (FTFE_FEPROT)	8	R/W	Undefined	30.34.7/ 777
4002_0017	Data Flash Protection Register (FTFE_FDPROT)	8	R/W	Undefined	30.34.8/ 779

### 30.34.1 Flash Status Register (FTFE\_FSTAT)

The FSTAT register reports the operational status of the FTFE module.

The CCIF, RDCOLERR, ACCERR, and FPVIOL bits are readable and writable. The MGSTAT0 bit is read only. The unassigned bits read 0 and are not writable.

#### NOTE

When set, the Access Error (ACCERR) and Flash Protection Violation (FPVIOL) bits in this register prevent the launch of any more commands or writes to the FlexRAM (when EEERDY is set) until the flag is cleared (by writing a one to it).

Address: FTFE\_FSTAT is 4002\_0000h base + 0h offset = 4002\_0000h

Bit	7	6	5	4	3	2	1	0
Read	CCIF	RDCOLERR	ACCERR	FPVIOL		0		MGSTAT0
Write	w1c	w1c	w1c	w1c				
Reset	0	0	0	0	0	0	0	0

#### FTFE\_FSTAT field descriptions

Field	Description
7 CCIF	<p>Command Complete Interrupt Flag</p> <p>The CCIF flag indicates that a FTFE command or EEPROM file system operation has completed. The CCIF flag is cleared by writing a 1 to CCIF to launch a command, and CCIF stays low until command completion or command violation. The CCIF flag is also cleared by a successful write to FlexRAM while enabled for EEE, and CCIF stays low until the EEPROM file system has created the associated EEPROM data record.</p> <p>The CCIF bit is reset to 0 but is set to 1 by the memory controller at the end of the reset initialization sequence. Depending on how quickly the read occurs after reset release, the user may or may not see the 0 hardware reset value.</p>

*Table continues on the next page...*

## FTFE\_FSTAT field descriptions (continued)

Field	Description
	0 FTFE command or EEPROM file system operation in progress 1 FTFE command or EEPROM file system operation has completed
6 RDCOLERR	FTFE Read Collision Error Flag  The RDCOLERR error bit indicates that the MCU attempted a read from an FTFE resource that was being manipulated by an FTFE command (CCIF=0). Any simultaneous access is detected as a collision error by the block arbitration logic. The read data in this case cannot be guaranteed. The RDCOLERR bit is cleared by writing a 1 to it. Writing a 0 to RDCOLERR has no effect.  0 No collision error detected 1 Collision error detected
5 ACCERR	Flash Access Error Flag  The ACCERR error bit indicates an illegal access has occurred to an FTFE resource caused by a violation of the command write sequence or issuing an illegal FTFE command. While ACCERR is set, the CCIF flag cannot be cleared to launch a command. The ACCERR bit is cleared by writing a 1 to it. Writing a 0 to the ACCERR bit has no effect.  0 No access error detected 1 Access error detected
4 FPVIOL	Flash Protection Violation Flag  The FPVIOL error bit indicates an attempt was made to program or erase an address in a protected area of program flash or data flash memory during a command write sequence or a write was attempted to a protected area of the FlexRAM while enabled for EEPROM. While FPVIOL is set, the CCIF flag cannot be cleared to launch a command. The FPVIOL bit is cleared by writing a 1 to it. Writing a 0 to the FPVIOL bit has no effect.  0 No protection violation detected 1 Protection violation detected
3-1 Reserved	This read-only field is reserved and always has the value zero.
0 MGSTAT0	Memory Controller Command Completion Status Flag  The MGSTAT0 status flag is set if an error is detected during execution of an FTFE command or during the flash reset sequence. As a status flag, this bit cannot (and need not) be cleared by the user like the other error flags in this register.  The value of the MGSTAT0 bit for "command-N" is valid only at the end of the "command-N" execution when CCIF=1 and before the next command has been launched. At some point during the execution of "command-N+1," the previous result is discarded and any previous error is cleared.

### 30.34.2 Flash Configuration Register (FTFE\_FCNFG)

This register provides information on the current functional state of the FTFE module.

The erase control bits (ERSAREQ and ERSSUSP) have write restrictions. SWAP, PFLSH, RAMRDY, and EEERDY are read-only status bits. The unassigned bits read as noted and are not writable. The reset values for the SWAP, PFLSH, RAMRDY, and EEERDY bits are determined during the reset sequence.

Address: FTFE\_FCENFG is 4002\_0000h base + 1h offset = 4002\_0001h

Bit	7	6	5	4	3	2	1	0
Read	CCIE	RDCOLLIE	ERSAREQ	ERSSUSP	SWAP	PFLSH	RAMRDY	EEERDY
Write								
Reset	0	0	0	0	0	0	0	0

### FTFE\_FCENFG field descriptions

Field	Description
7 CCIE	<p>Command Complete Interrupt Enable</p> <p>The CCIE bit controls interrupt generation when an FTFE command completes.</p> <p>0 Command complete interrupt disabled 1 Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set.</p>
6 RDCOLLIE	<p>Read Collision Error Interrupt Enable</p> <p>The RDCOLLIE bit controls interrupt generation when an FTFE read collision error occurs.</p> <p>0 Read collision error interrupt disabled 1 Read collision error interrupt enabled. An interrupt request is generated whenever an FTFE read collision error is detected (see the description of FSTAT[RDCOLERR]).</p>
5 ERSAREQ	<p>Erase All Request</p> <p>This bit issues a request to the memory controller to execute the Erase All Blocks command and release security. ERSAREQ is not directly writable but is under indirect user control. Refer to the device's Chip Configuration details on how to request this command.</p> <p>The ERSAREQ bit sets when an erase all request is triggered external to the FTFE and CCIF is set (no command is currently being executed). ERSAREQ is cleared by the FTFE when the operation completes.</p> <p>0 No request or request complete 1 Request to: <ol style="list-style-type: none"> <li>run the Erase All Blocks command,</li> <li>verify the erased state,</li> <li>program the security byte in the Flash Configuration Field to the unsecure state, and</li> <li>release MCU security by setting the FSEC[SEC] field to the unsecure state.</li> </ol> </p>
4 ERSSUSP	<p>Erase Suspend</p> <p>The ERSSUSP bit allows the user to suspend (interrupt) the Erase Flash Sector command while it is executing.</p> <p>0 No suspend requested 1 Suspend the current Erase Flash Sector command execution.</p>
3 SWAP	Swap

Table continues on the next page...

## FTFE\_FCNFG field descriptions (continued)

Field	Description
	<p>The SWAP flag indicates which half of the program flash space is located at relative address 0x0000. The state of the SWAP flag is set by the FTFE during the reset sequence. See <a href="#">Swap Control command</a> for information on swap management.</p> <p>0 For devices with FlexNVM: Logical program flash 0 block is located at relative address 0x0000 For devices with program flash only: Logical program flash 0/1 blocks are located at relative address 0x0000</p> <p>1 For devices with FlexNVM: Logical program flash 1 block is located at relative address 0x0000 For devices with program flash only: Logical program flash 2/3 blocks are located at relative address 0x0000</p>
2 PFLSH	<p>FTFE configuration</p> <p>0 For devices with FlexNVM: FTFE configuration supports two logical program flash blocks and two logical FlexNVM blocks For devices with program flash only: Reserved</p> <p>1 For devices with FlexNVM: Reserved For devices with program flash only: FTFE configuration supports four logical program flash blocks</p>
1 RAMRDY	<p>RAM Ready</p> <p>This flag indicates the current status of the FlexRAM/programming acceleration RAM.</p> <p>For devices with FlexNVM: The state of the RAMRDY flag is normally controlled by the Set FlexRAM Function command. During the reset sequence, the RAMRDY flag is cleared if the FlexNVM block is partitioned for EEPROM and is set if the FlexNVM block is not partitioned for EEPROM. The RAMRDY flag is cleared if the Program Partition command is run to partition the FlexNVM block for EEPROM. The RAMRDY flag sets after completion of the Erase All Blocks command or execution of the erase-all operation triggered external to the FTFE.</p> <p>For devices without FlexNVM: This bit should always be set.</p> <p>0 For devices with FlexNVM: FlexRAM is not available for traditional RAM access. For devices without FlexNVM: Programming acceleration RAM is not available.</p> <p>1 For devices with FlexNVM: FlexRAM is available as traditional RAM only; writes to the FlexRAM do not trigger EEPROM operations. For devices without FlexNVM: Programming acceleration RAM is available.</p>
0 EEERDY	<p>For devices with FlexNVM: This flag indicates if the EEPROM backup data has been copied to the FlexRAM and is therefore available for read access.</p> <p>During the reset sequence, the EEERDY flag remains clear while CCIF=0 and only sets if the FlexNVM block is partitioned for EEPROM.</p> <p>For devices without FlexNVM: This bit is reserved.</p> <p>0 For devices with FlexNVM: FlexRAM is not available for EEPROM operation.</p> <p>1 For devices with FlexNVM: FlexRAM is available for EEPROM operations where: <ul style="list-style-type: none"> <li>reads from the FlexRAM return data previously written to the FlexRAM in EEPROM mode and</li> <li>writes launch an EEPROM operation to store the written data in the FlexRAM and EEPROM backup.</li> </ul> </p>

### 30.34.3 Flash Security Register (FTFE\_FSEC)

This read-only register holds all bits associated with the security of the MCU and FTFE module.

During the reset sequence, the register is loaded with the contents of the flash security byte in the Flash Configuration Field located in program flash memory. The Flash basis for the values is signified by X in the reset value.

Address: FTFE\_FSEC is 4002\_0000h base + 2h offset = 4002\_0002h

Bit	7	6	5	4	3	2	1	0
Read	KEYEN		MEEN		FSLACC		SEC	
Write	x*		x*		x*		x*	
Reset	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

#### FTFE\_FSEC field descriptions

Field	Description
7–6 KEYEN	<p>Backdoor Key Security Enable</p> <p>These bits enable and disable backdoor key access to the FTFE module.</p> <p>00 Backdoor key access disabled            01 Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)            10 Backdoor key access enabled            11 Backdoor key access disabled</p>
5–4 MEEN	<p>Mass Erase Enable Bits</p> <p>Enables and disables mass erase capability of the FTFE module. The state of the MEEN bits is only relevant when the SEC bits are set to secure outside of NVM Normal Mode. When the SEC field is set to unsecure, the MEEN setting does not matter.</p> <p>00 Mass erase is enabled            01 Mass erase is enabled            10 Mass erase is disabled            11 Mass erase is enabled</p>
3–2 FSLACC	<p>Freescale Failure Analysis Access Code</p> <p>These bits enable or disable access to the flash memory contents during returned part failure analysis at Freescale. When SEC is secure and FSLACC is denied, access to the program flash contents is denied and any failure analysis performed by Freescale factory test must begin with a full erase to unsecure the part.</p> <p>When access is granted (SEC is unsecure, or SEC is secure and FSLACC is granted), Freescale factory testing has visibility of the current flash contents. The state of the FSLACC bits is only relevant when the SEC bits are set to secure. When the SEC field is set to unsecure, the FSLACC setting does not matter.</p>

Table continues on the next page...

**FTFE\_FSEC field descriptions (continued)**

Field	Description
	00 Freescale factory access granted 01 Freescale factory access denied 10 Freescale factory access denied 11 Freescale factory access granted
1-0 SEC	Flash Security  These bits define the security state of the MCU. In the secure state, the MCU limits access to FTFE module resources. The limitations are defined per device and are detailed in the Chip Configuration details. If the FTFE module is unsecured using backdoor key access, the SEC bits are forced to 10b.  00 MCU security status is secure 01 MCU security status is secure 10 MCU security status is unsecure (The standard shipping condition of the FTFE is unsecure.) 11 MCU security status is secure


**30.34.4 Flash Option Register (FTFE\_FOPT)**

The flash option register allows the MCU to customize its operations by examining the state of these read-only bits, which are loaded from NVM at reset. The function of the bits is defined in the device's Chip Configuration details.

All bits in the register are read-only.

During the reset sequence, the register is loaded from the flash nonvolatile option byte in the Flash Configuration Field located in program flash memory. The flash basis for the values is signified by X in the reset value.

Address: FTFE\_FOPT is 4002\_0000h base + 3h offset = 4002\_0003h



\* Notes:

- x = Undefined at reset.


**FTFE\_FOPT field descriptions**

Field	Description
7-0 OPT	Nonvolatile Option  These bits are loaded from flash to this register at reset. Refer to the device's Chip Configuration details for the definition and use of these bits.

### 30.34.5 Flash Common Command Object Registers (FTFE\_FCCOBn)

The FCCOB register group provides 12 bytes for command codes and parameters. The individual bytes within the set append a 0-B hex identifier to the FCCOB register name: FCCOB0, FCCOB1, ..., FCCOBB.

Addresses: 4002\_0000h base + 4h offset + (1d × n), where n = 0d to 11d



#### FTFE\_FCCOBn field descriptions

Field	Description																		
7-0 CCOBn	<p>The FCCOB register provides a command code and relevant parameters to the memory controller. The individual registers that compose the FCCOB data set can be written in any order, but you must provide all needed values, which vary from command to command. First, set up all required FCCOB fields and then initiate the command's execution by writing a 1 to the FSTAT[CCIF] bit. This clears the CCIF bit, which locks all FCCOB parameter fields and they cannot be changed by the user until the command completes (CCIF returns to 1). No command buffering or queueing is provided; the next command can be loaded only after the current command completes.</p> <p>Some commands return information to the FCCOB registers. Any values returned to FCCOB are available for reading after the FSTAT[CCIF] flag returns to 1 by the memory controller.</p> <p>The following table shows a generic FTFE command format. The first FCCOB register, FCCOB0, always contains the command code. This 8-bit value defines the command to be executed. The command code is followed by the parameters required for this specific FTFE command, typically an address and/or data values.</p> <p><b>NOTE:</b> The command parameter table is written in terms of FCCOB Number (which is equivalent to the byte number). This number is a reference to the FCCOB register name and is not the register address.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">FCCOB Number<sup>1</sup></th> <th style="width: 80%;">Typical Command Parameter Contents [7:0]</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>FCMD (a code that defines the FTFE command)</td> </tr> <tr> <td>1</td> <td>Flash address [23:16]</td> </tr> <tr> <td>2</td> <td>Flash address [15:8]</td> </tr> <tr> <td>3</td> <td>Flash address [7:0]</td> </tr> <tr> <td>4</td> <td>Data Byte 0</td> </tr> <tr> <td>5</td> <td>Data Byte 1</td> </tr> <tr> <td>6</td> <td>Data Byte 2</td> </tr> <tr> <td>7</td> <td>Data Byte 3</td> </tr> </tbody> </table>	FCCOB Number <sup>1</sup>	Typical Command Parameter Contents [7:0]	0	FCMD (a code that defines the FTFE command)	1	Flash address [23:16]	2	Flash address [15:8]	3	Flash address [7:0]	4	Data Byte 0	5	Data Byte 1	6	Data Byte 2	7	Data Byte 3
FCCOB Number <sup>1</sup>	Typical Command Parameter Contents [7:0]																		
0	FCMD (a code that defines the FTFE command)																		
1	Flash address [23:16]																		
2	Flash address [15:8]																		
3	Flash address [7:0]																		
4	Data Byte 0																		
5	Data Byte 1																		
6	Data Byte 2																		
7	Data Byte 3																		

FTFE\_FCCOB $n$  field descriptions (continued)

Field	Description	
	FCCOB Number <sup>1</sup>	Typical Command Parameter Contents [7:0]
	8	Data Byte 4
	9	Data Byte 5
	A	Data Byte 6
	B	Data Byte 7
<p>1. Refers to FCCOB register name, not register address</p> <p><b>FCCOB Endianness and Multi-Byte Access:</b></p> <p>The FCCOB register group uses a big endian addressing convention. For all command parameter fields larger than 1 byte, the most significant data resides in the lowest FCCOB register number. The FCCOB register group may be read and written as individual bytes, aligned words (2 bytes) or aligned longwords (4 bytes).</p>		

1. Refers to FCCOB register name, not register address

### 30.34.6 Program Flash Protection Registers (FTFE\_FPROT $n$ )

The FPROT registers define which logical program flash regions are protected from program and erase operations. Protected flash regions cannot have their content changed; that is, these regions cannot be programmed and cannot be erased by any FTFE command. Unprotected regions can be changed by program and erase operations.

The four FPROT registers allow 32 protectable regions. Each bit protects a 1/32 region of the program flash memory.

Program flash protection register	Program flash protection bits
FPROT0	PROT[31:24]
FPROT1	PROT[23:16]
FPROT2	PROT[15:8]
FPROT3	PROT[7:0]

During the reset sequence, the FPROT registers are loaded with the contents of the program flash protection bytes in the Flash Configuration Field as indicated in the following table.

Program flash protection register	Flash Configuration Field offset address
FPROT0	0x0008
FPROT1	0x0009
FPROT2	0x000A
FPROT3	0x000B


To change the program flash protection that is loaded during the reset sequence, unprotect the sector of program flash memory that contains the Flash Configuration Field. Then, reprogram the program flash protection byte.

Addresses: FTFE\_FPROT3 is 4002\_0000h base + 10h offset = 4002\_0010h

FTFE\_FPROT2 is 4002\_0000h base + 11h offset = 4002\_0011h

FTFE\_FPROT1 is 4002\_0000h base + 12h offset = 4002\_0012h

FTFE\_FPROT0 is 4002\_0000h base + 13h offset = 4002\_0013h



\* Notes:

- x = Undefined at reset.

### FTFE\_FPROT<sub>n</sub> field descriptions

Field	Description
7–0 PROT	<p>Program Flash Region Protect</p> <p>Each program flash region can be protected from program and erase operations by setting the associated PROT bit.</p> <p><b>In NVM Normal mode:</b> The protection can only be increased, meaning that currently unprotected memory can be protected, but currently protected memory cannot be unprotected. Since unprotected regions are marked with a 1 and protected regions use a 0, only writes changing 1s to 0s are accepted. This 1-to-0 transition check is performed on a bit-by-bit basis. Those FPROT bits with 1-to-0 transitions are accepted while all bits with 0-to-1 transitions are ignored.</p> <p><b>In NVM Special mode:</b> All bits of FPROT are writable without restriction. Unprotected areas can be protected and protected areas can be unprotected.</p> <p><b>Restriction:</b> The user must never write to any FPROT register while a command is running (CCIF=0). Trying to alter data in any protected area in the program flash memory results in a protection violation error and sets the FSTAT[FPVIOL] bit. A full block erase of a program flash block is not possible if it contains any protected region.</p> <p>Each bit in the 32-bit protection register represents 1/32 of the total program flash.</p> <p>0 Program flash region is protected. 1 Program flash region is not protected</p>


### 30.34.7 EEPROM Protection Register (FTFE\_FEPROT)

For devices with FlexNVM: The FEPROT register defines which EEPROM regions of the FlexRAM are protected against program and erase operations. Protected EEPROM regions cannot have their content changed by writing to it. Unprotected regions can be changed by writing to the FlexRAM.

## Memory map and registers

For devices with program flash only: This register is reserved and not used.

Address: FTFE\_FEPROT is 4002\_0000h base + 16h offset = 4002\_0016h



\* Notes:

- x = Undefined at reset.


### FTFE\_FEPROT field descriptions

Field	Description
7-0 EPROT	<p>EEPROM Region Protect</p> <p>For devices with program flash only: Reserved</p> <p>For devices with FlexNVM:</p> <p>Individual EEPROM regions can be protected from alteration by setting the associated EPROT bit. The EPROT bits are not used when the FlexNVM Partition Code is set to data flash only. When the FlexNVM Partition Code is set to data flash and EEPROM or EEPROM only, each EPROT bit covers one-eighth of the configured EEPROM data (see the EEPROM Data Set Size parameter description).</p> <p><b>In NVM Normal mode:</b> The protection can only be increased. This means that currently-unprotected memory can be protected, but currently-protected memory cannot be unprotected. Since unprotected regions are marked with a 1 and protected regions use a 0, only writes changing 1s to 0s are accepted. This 1-to-0 transition check is performed on a bit-by-bit basis. Those FEPROT bits with 1-to-0 transitions are accepted while all bits with 0-to-1 transitions are ignored.</p> <p><b>In NVM Special mode:</b> All bits of the FEPROT register are writable without restriction. Unprotected areas can be protected and protected areas can be unprotected.</p> <p><b>Restriction:</b> Never write to the FEPROT register while a command is running (CCIF=0).</p> <p><b>Reset:</b> During the reset sequence, the FEPROT register is loaded with the contents of the FlexRAM protection byte in the Flash Configuration Field located in program flash. The flash basis for the reset values is signified by X in the register diagram. To change the EEPROM protection that will be loaded during the reset sequence, the sector of program flash that contains the Flash Configuration Field must be unprotected; then the EEPROM protection byte must be erased and reprogrammed.</p> <p>Trying to alter data by writing to any protected area in the EEPROM results in a protection violation error and sets the FSTAT[FPVIOL] bit.</p> <p>0 For devices with program flash only: Reserved For devices with FlexNVM: EEPROM region is protected</p> <p>1 For devices with program flash only: Reserved For devices with FlexNVM: EEPROM region is not protected</p>

### 30.34.8 Data Flash Protection Register (FTFE\_FDPROT)

The FDPROT register defines which data flash regions are protected against program and erase operations. Protected Flash regions cannot have their content changed; that is, these regions cannot be programmed and cannot be erased by any FTFE command. Unprotected regions can be changed by both program and erase operations.

Address: FTFE\_FDPROT is 4002\_0000h base + 17h offset = 4002\_0017h



\* Notes:

- x = Undefined at reset.

#### FTFE\_FDPROT field descriptions

Field	Description
7-0 DPROT	<p>Data Flash Region Protect</p> <p>Individual data flash regions can be protected from program and erase operations by setting the associated DPROT bit. Each DPROT bit protects one-eighth of the partitioned data flash memory space. The granularity of data flash protection cannot be less than the data flash sector size. If an unused DPROT bit is set, the Erase all Blocks command does not execute and sets the FSTAT[FPVIOL] bit.</p> <p><b>In NVM Normal mode:</b> The protection can only be increased, meaning that currently unprotected memory can be protected but currently protected memory cannot be unprotected. Since unprotected regions are marked with a 1 and protected regions use a 0, only writes changing 1s to 0s are accepted. This 1-to-0 transition check is performed on a bit-by-bit basis. Those FDPROT bits with 1-to-0 transitions are accepted while all bits with 0-to-1 transitions are ignored.</p> <p><b>In NVM Special mode:</b> All bits of the FDPROT register are writable without restriction. Unprotected areas can be protected and protected areas can be unprotected.</p> <p><b>Restriction:</b> The user must never write to the FDPROT register while a command is running (CCIF=0).</p> <p><b>Reset:</b> During the reset sequence, the FDPROT register is loaded with the contents of the data flash protection byte in the Flash Configuration Field located in program flash memory. The flash basis for the reset values is signified by X in the register diagram. To change the data flash protection that will be loaded during the reset sequence, unprotect the sector of program flash that contains the Flash Configuration Field. Then, erase and reprogram the data flash protection byte.</p> <p>Trying to alter data with the program and erase commands in any protected area in the data flash memory results in a protection violation error and sets the FSTAT[FPVIOL] bit. A block erase of any data flash memory block (see the Erase Flash Block command description) is not possible if the data flash block contains any protected region or if the FlexNVM memory has been partitioned for EEPROM.</p> <p>0 Data Flash region is protected 1 Data Flash region is not protected</p>

## 30.4 Functional Description

The following sections describe functional details of the FTFE module.

### 30.4.1 Program flash memory swap

The user can configure the memory map of the program flash space such that either half of the program flash memory can exist at relative address 0x0000. This swap feature enables the lower half of the program flash space to be operational while the upper half is being updated for future use.

The Swap Control command handles swapping the two halves of program flash memory within the memory map. See [Swap Control command](#) for details.

### 30.4.2 Flash Protection

Individual regions within the flash memory can be protected from program and erase operations. Protection is controlled by the following registers:

- $FPROT_n$  — Four registers that protect 32 regions of the program flash memory as shown in the following figure





Figure 30-27. Program flash protection


- $FDPROT$  —

- For  $2^n$  data flash sizes, protects eight regions of the data flash memory as shown in the following figure




**Figure 30-28. Data flash protection ( $2^n$  data flash sizes)**

- For the non- $2^n$  data flash sizes, the protection granularity is 64KB. Therefore, for 384KB data flash size, only the DPROT[5:0] bits are used, and for 448KB data flash size, only the DPROT[6:0] bits are used.



**Figure 30-29. Data flash protection (384KB and 448KB data flash sizes)**

- FEPROT — Protects eight regions of the EEPROM memory as shown in the following figure



**Figure 30-30. EEPROM protection**

### 30.4.3 FlexNVM Description

This section describes the FlexNVM memory. This section does not apply for devices that contain only program flash memory.

#### 30.4.3.1 FlexNVM Block Partitioning for FlexRAM

The user can configure the FlexNVM block as either:

- Basic data flash,
- EEPROM flash records to support the built-in EEPROM feature, or
- A combination of both.

The user's FlexNVM configuration choice is specified using the Program Partition command described in [Program Partition command](#).

#### CAUTION

While different partitions of the FlexNVM block are available, the intention is that a single partition choice is used throughout the entire lifetime of a given application. The FlexNVM partition code choices affect the endurance and data retention characteristics of the device.

#### 30.4.3.2 EEPROM User Perspective

The EEPROM system is shown in the following figure.




Figure 30-31. Top Level EEPROM Architecture

To handle varying customer requirements, the FlexRAM and FlexNVM blocks can be split into partitions as shown in the figure below.


1. **EEPROM partition** (EESIZE) — The amount of FlexRAM used for EEPROM can be set from 0 Bytes (no EEPROM) to the maximum FlexRAM size (see [Table 30-2](#)). The remainder of the FlexRAM not used for EEPROM is not accessible while the FlexRAM is configured for EEPROM (see [Set FlexRAM Function command](#)).

The EEPROM partition grows upward from the bottom of the FlexRAM address space.

2. **Data flash partition (DEPART)** — The amount of FlexNVM memory used for data flash can be programmed from 0 bytes (all of the FlexNVM block is available for EEPROM backup) to the maximum size of the FlexNVM block (see [Table 30-4](#)).
3. **FlexNVM EEPROM partition** — The amount of FlexNVM memory used for EEPROM backup, which is equal to the FlexNVM block size minus the data flash memory partition size. The EEPROM backup size must be at least 16 times the EEPROM partition size in FlexRAM.
4. **EEPROM split factor (EEESPLIT)** — The FlexRAM partitioned for EEPROM can be divided into two subsystems, each backed by half of the partitioned EEPROM backup. One subsystem (A) is 1/8, 1/4, or 1/2 of the partitioned FlexRAM with the remainder belonging to the other subsystem (B).

The partition information (EEESIZE, DEPART, EEESPLIT) is stored in the data flash IFR and is programmed using the Program Partition command (see [Program Partition command](#)). Typically, the Program Partition command is executed only once in the lifetime of the device.

Data flash memory is useful for applications that need to quickly store large amounts of data or store data that is static. The EEPROM partition in FlexRAM is useful for storing smaller amounts of data that will be changed often. The EEPROM partition in FlexRAM can be further sub-divided to provide subsystems, each backed by the same amount of EEPROM backup with subsystem A having higher endurance if the split factor is 1/8 or 1/4.



**Figure 30-32. FlexRAM to FlexNVM Memory Mapping for EEPROM**

### 30.4.3.3 EEPROM implementation overview

Out of reset with the FSTAT[CCIF] bit clear, the partition settings (EEESIZE, DEPART, EEESPLIT) are read from the data flash IFR and the EEPROM file system is initialized accordingly. The EEPROM file system locates all valid EEPROM data records in EEPROM backup and copies the newest data to FlexRAM. The FSTAT[CCIF] and FCNFG[EEERDY] bits are set after data from all valid EEPROM data records is copied to the FlexRAM. After the CCIF bit is set, the FlexRAM is available for read or write access.

When configured for EEPROM use, writes to an unprotected location in FlexRAM invokes the EEPROM file system to program a new EEPROM data record in the EEPROM backup memory in a round-robin fashion. As needed, the EEPROM file system identifies the EEPROM backup sector that is being erased for future use and partially erases that EEPROM backup sector. After a write to the FlexRAM, the FlexRAM is not accessible until the FSTAT[CCIF] bit is set. The FCNFG[EEERDY] bit will also be set. If enabled, the interrupt associated with the FSTAT[CCIF] bit can be used to determine when the FlexRAM is available for read or write access.

After a sector in EEPROM backup is full of EEPROM data records, EEPROM data records from the sector holding the oldest data are gradually copied over to a previously-erased EEPROM backup sector. When the sector copy completes, the EEPROM backup sector holding the oldest data is tagged for erase.

### 30.4.3.4 Write endurance to FlexRAM for EEPROM

TBD

## 30.4.4 Interrupts

The FTFE module can generate interrupt requests to the MCU upon the occurrence of various FTFE events. These interrupt events and their associated status and control bits are shown in the following table.

**Table 30-30. FTFE Interrupt Sources**

FTFE Event	Readable Status Bit	Interrupt Enable Bit
FTFE Command Complete	FSTAT[CCIF]	FCNFG[CCIE]
FTFE Read Collision Error	FSTAT[RDCOLERR]	FCNFG[RDCOLLIE]

### Note

Vector addresses and their relative interrupt priority are determined at the MCU level.

## 30.4.5 Flash Operation in Low-Power Modes

### 30.4.5.1 Wait Mode

When the MCU enters wait mode, the FTFE module is not affected. The FTFE module can recover the MCU from wait via the command complete interrupt (see [Interrupts](#)).

### 30.4.5.2 Stop Mode

When the MCU requests stop mode, if an FTFE command is active (CCIF = 0) the command execution completes before the MCU is allowed to enter stop mode.

**CAUTION**

The MCU should never enter stop mode while any FTFE command is running (CCIF = 0).

**NOTE**

While the MCU is in very-low-power modes (VLPR, VLPW, VLPS), the FTFE module does not accept flash commands.

**30.4.6 Functional modes of operation**

The FTFE module has two operating modes: NVM Normal and NVM Special. The operating mode affects the command set availability (see [Table 30-31](#)). Refer to the Chip Configuration details of this device for how to activate each mode.

**30.4.7 Flash memory reads and ignored writes**

The FTFE module requires only the flash address to execute a flash memory read. MCU read access is available to all flash memory.

The MCU must not read from the flash memory while commands are running (as evidenced by CCIF=0) on that block. Read data cannot be guaranteed from a flash block while any command is processing within that block. The block arbitration logic detects any simultaneous access and reports this as a read collision error (see the FSTAT[RDCOLERR] bit).

**30.4.8 Read while write (RWW)**

The following simultaneous accesses are allowed for devices with FlexNVM:

- The user may read from the program flash memory while commands (typically program and erase operations) are active in the data flash and FlexRAM memory space.
- The user may read from one logical program flash memory space while commands are active in another logical program flash memory space.
- The MCU can fetch instructions from program flash during both data flash program and erase operations and while EEPROM-backup is maintained by the EEPROM commands.
- Conversely, the user may read from data flash and FlexRAM while program and erase commands are executing on the program flash.

- The user may also read from one logical data flash memory space while commands other than Program Partition are active in the other logical data flash memory space.
- When configured as traditional RAM, writes to the FlexRAM are allowed during data flash operations.

Simultaneous data flash operations and FlexRAM writes, when FlexRAM is used for EEE, are not possible.

The following simultaneous accesses are allowed for devices with program flash only:

- The user may read from one logical program flash memory space while commands are active in the other logical program flash memory space.

Simultaneous operations are further discussed in [Allowed simultaneous flash operations](#).

### 30.4.9 Flash Program and Erase

All flash functions except read require the user to setup and launch an FTFE command through a series of peripheral bus writes. The user cannot initiate any further FTFE commands until notified that the current command has completed. The FTFE command structure and operation are detailed in [FTFE Command Operations](#).

### 30.4.10 FTFE Command Operations

FTFE command operations are typically used to modify flash memory contents. The next sections describe:

- The command write sequence used to set FTFE command parameters and launch execution
- A description of all FTFE commands available

#### 30.4.10.1 Command Write Sequence

FTFE commands are specified using a command write sequence illustrated in [Figure 30-33](#). The FTFE module performs various checks on the command (FCCOB) content and continues with command execution if all requirements are fulfilled.

Before launching a command, the ACCERR and FPVIOL bits in the FSTAT register must be zero and the CCIF flag must read 1 to verify that any previous command has completed. If CCIF is zero, the previous command execution is still active, a new command write sequence cannot be started, and all writes to the FCCOB registers are ignored.

#### 30.4.10.1.1 Load the FCCOB Registers

The user must load the FCCOB registers with all parameters required by the desired FTFE command. The individual registers that make up the FCCOB data set can be written in any order.

#### 30.4.10.1.2 Launch the Command by Clearing CCIF

Once all relevant command parameters have been loaded, the user launches the command by clearing the FSTAT[CCIF] bit by writing a '1' to it. The CCIF flag remains zero until the FTFE command completes.

The FSTAT register contains a blocking mechanism, which prevents a new command from launching (can't clear CCIF) if the previous command resulted in an access error (FSTAT[ACCERR]=1) or a protection violation (FSTAT[FPVIOL]=1). In error scenarios, two writes to FSTAT are required to initiate the next command: the first write clears the error flags, the second write clears CCIF.

#### 30.4.10.1.3 Command Execution and Error Reporting

The command processing has several steps:

1. The FTFE reads the command code and performs a series of parameter checks and protection checks, if applicable, which are unique to each command.


If the parameter check fails, the FSTAT[ACCERR] (access error) flag is set. ACCERR reports invalid instruction codes and out-of bounds addresses. Usually, access errors suggest that the command was not set-up with valid parameters in the FCCOB register group.

Program and erase commands also check the address to determine if the operation is requested to execute on protected areas. If the protection check fails, the FSTAT[FPVIOL] (protection error) flag is set.

Command processing never proceeds to execution when the parameter or protection step fails. Instead, command processing is terminated after setting the FSTAT[CCIF] bit.

2. If the parameter and protection checks pass, the command proceeds to execution. Run-time errors, such as failure to erase verify, may occur during the execution phase. Run-time errors are reported in the FSTAT[MGSTAT0] bit. A command may have access errors, protection errors, and run-time errors, but the run-time errors are not seen until all access and protection errors have been corrected.
3. Command execution results, if applicable, are reported back to the user via the FCCOB and FSTAT registers.
4. The FTFE sets the FSTAT[CCIF] bit signifying that the command has completed.

The flow for a generic command write sequence is illustrated in the following figure.



**Figure 30-33. Generic Flash Command Write Sequence Flowchart**

### 30.4.10.2 Flash commands

The following table summarizes the function of all flash commands. If any column is marked with an 'X', the flash command is relevant to that particular memory resource.

FCMD	Command	Program flash 0	Program flash 1	Program flash 2 (Devices with only program flash)	Program flash 3 (Devices with only program flash)	Data flash 0-1 (Devices with FlexNVM)	FlexRAM (Devices with FlexNVM)	Function
0x00	Read 1s Block	x	x	x	x	x		Verify that a program flash or data flash block is erased. FlexNVM block must not be partitioned for EEPROM.
0x01	Read 1s Section	x	x	x	x	x		Verify that a given number of program flash or data flash locations from a starting address are erased.
0x02	Program Check	x	x	x	x	x		Tests previously-programmed phrases at margin read levels.
0x03	Read Resource	IFR,ID	IFR	IFR	IFR	IFR		Read 8 bytes from program flash IFR, data flash IFR, or version ID.
0x07	Program Phrase	x	x	x	x	x		Program 8 bytes in a program flash block or a data flash block.

Table continues on the next page...

## Flash Operation in Low-Power Modes

FCMD	Command	Program flash 0	Program flash 1	Program flash 2 (Devices with only program flash)	Program flash 3 (Devices with only program flash)	Data flash 0-1 (Devices with FlexNVM)	FlexRAM (Devices with FlexNVM)	Function
0x08	Erase Flash Block	x	x	x	x	x		Erase a program flash block or data flash block. An erase of any flash block is only possible when unprotected. FlexNVM block must not be partitioned for EEPROM.
0x09	Erase Flash Sector	x	x	x	x	x		Erase all bytes in a program flash or data flash sector.
0x0B	Program Section	x	x	x	x	x	x	Program data from the Section Program Buffer to a program flash or data flash block.
0x40	Read 1s All Blocks	x	x	x	x	x	x	Verify that all program flash, data flash blocks, EEPROM backup data records, and data flash IFR are erased then release MCU security.

Table continues on the next page...

FCMD	Command	Program flash 0	Program flash 1	Program flash 2 (Devices with only program flash)	Program flash 3 (Devices with only program flash)	Data flash 0-1 (Devices with FlexNVM)	FlexRAM (Devices with FlexNVM)	Function
0x41	Read Once	IFR						Read 8 bytes of a dedicated 64 byte field in the program flash 0 IFR.
0x43	Program Once	IFR						One-time program of 8 bytes of a dedicated 64-byte field in the program flash 0 IFR.
0x44	Erase All Blocks	x	x	x	x	x	x	Erase all program flash, data flash blocks, FlexRAM, EEPROM backup data records, and data flash IFR. Then, verify-erase and release MCU security.  <b>NOTE:</b> An erase is only possible when all memory locations are unprotected.

Table continues on the next page...

## Flash Operation in Low-Power Modes

FCMD	Command	Program flash 0	Program flash 1	Program flash 2 (Devices with only program flash)	Program flash 3 (Devices with only program flash)	Data flash 0-1 (Devices with FlexNVM)	FlexRAM (Devices with FlexNVM)	Function
0x45	Verify Backdoor Access Key	x		x				Release MCU security after comparing a set of user-supplied security keys to those stored in the program flash.
0x46	Swap Control	x	x	x	x			Handles swap-related activities.
0x80	Program Partition					IFR, x	x	Program the FlexNVM Partition Code and EEPROM Data Set Size into the data flash IFR. format all EEPROM backup data sectors allocated for EEPROM, initialize the FlexRAM.

Table continues on the next page...

FCMD	Command	Program flash 0	Program flash 1	Program flash 2 (Devices with only program flash)	Program flash 3 (Devices with only program flash)	Data flash 0-1 (Devices with FlexNVM)	FlexRAM (Devices with FlexNVM)	Function
0x81	Set FlexRAM Function					×	×	Switches FlexRAM function between RAM and EEPROM. When switching to EEPROM, FlexNVM is not available while valid data records are being copied from EEPROM backup to FlexRAM.

### 30.4.10.3 Flash commands by mode

The following table shows the flash commands that can be executed in each flash operating mode.

**Table 30-31. Flash commands by mode**

FCMD	Command	NVM Normal			NVM Special		
		Unsecure	Secure	MEEN=10	Unsecure	Secure	MEEN=10
0x00	Read 1s Block	×	×	×	×	—	—
0x01	Read 1s Section	×	×	×	×	—	—
0x02	Program Check	×	×	×	×	—	—
0x03	Read Resource	×	×	×	×	—	—
0x07	Program Phrase	×	×	×	×	—	—
0x08	Erase Flash Block	×	×	×	×	—	—
0x09	Erase Flash Sector	×	×	×	×	—	—
0x0B	Program Section	×	×	×	×	—	—
0x40	Read 1s All Blocks	×	×	×	×	×	—
0x41	Read Once	×	×	×	×	—	—
0x43	Program Once	×	×	×	×	—	—

*Table continues on the next page...*

**Table 30-31. Flash commands by mode (continued)**

FCMD	Command	NVM Normal			NVM Special		
		Unsecure	Secure	MEEN=10	Unsecure	Secure	MEEN=10
0x44	Erase All Blocks	x	x	x	x	x	—
0x45	Verify Backdoor Access Key	x	x	x	x	—	—
0x46	Swap Control	x	x	x	x	—	—
0x80	Program Partition	x	x	x	x	—	—
0x81	Set FlexRAM Function	x	x	x	x	—	—

### 30.4.10.4 Allowed simultaneous flash operations

Only the operations marked 'OK' in the following table are permitted to run simultaneously on the program flash, data flash, and FlexRAM memories. Some operations cannot be executed simultaneously because certain hardware resources are shared by the memories. The priority has been placed on permitting program flash reads while program and erase operations execute on the FlexNVM and FlexRAM. This provides read (program flash) while write (FlexNVM, FlexRAM) functionality.

For devices containing FlexNVM:

**Table 30-32. Allowed Simultaneous Memory Operations**

		Program flash 0/1			Data flash 0/1			FlexRAM		
		Read	Program Phrase	Erase Flash Sector <sup>1</sup>	Read	Program Phrase	Erase Flash Sector <sup>2</sup>	Read	E-Write <sup>3</sup>	R-Write <sup>4</sup>
Program flash 1/0	Read		OK	OK		OK	OK		OK	
	Program Phrase	OK			OK			OK		OK
	Erase Flash Sector <sup>1</sup>	OK			OK			OK		OK
Data flash 1/0	Read		OK	OK		OK	OK			
	Program Phrase	OK			OK			OK		OK
	Erase Flash Sector <sup>1</sup>	OK			OK			OK		OK
FlexRAM	Read		OK	OK		OK	OK			
	E-Write <sup>3</sup>	OK								
	R-Write <sup>4</sup>		OK	OK		OK	OK			

1. Also applies to Erase Flash Block

2. Also applies to Erase Flash Block
3. When FlexRAM configured for EEPROM (EEERDY=1).
4. When FlexRAM configured as traditional RAM (RAMRDY=1); single cycle operation.

For devices containing program flash only:

**Table 30-33. Allowed Simultaneous Memory Operations**

		Program flash Y				
		Read	Program Phrase	Erase Flash Sector	Erase Flash Block	
Program flash X	Read			OK	OK	OK
	Program Phrase	OK				
	Erase Flash Sector	OK				
	Erase Flash Block	OK				

### 30.4.11 Margin Read Commands

The Read-1s commands (Read 1s All Blocks, Read 1s Block, and Read 1s Section) and the Program Check command have a margin choice parameter that allows the user to apply non-standard read reference levels to the program flash and data flash array reads performed by these commands. Using the preset 'user' and 'factory' margin levels, these commands perform their associated read operations at tighter tolerances than a 'normal' read. These non-standard read levels are applied only during the command execution. All simple (uncommanded) flash array reads to the MCU always use the standard, un-margined, read reference level.

Only the 'normal' read level should be employed during normal flash usage. The non-standard, 'user' and 'factory' margin levels should be employed only in special cases. They can be used during special diagnostic routines to gain confidence that the device is not suffering from the end-of-life data loss customary of flash memory devices.

Erased ('1') and programmed ('0') bit states can degrade due to elapsed time and data cycling (number of times a bit is erased and re-programmed). The lifetime of the erased states is relative to the last erase operation. The lifetime of the programmed states is measured from the last program time.

The 'user' and 'factory' levels become, in effect, a minimum safety margin; i.e. if the reads pass at the tighter tolerances of the 'user' and 'factory' margins, then the 'normal' reads have at least this much safety margin before they experience data loss.

The 'user' margin is a small delta to the normal read reference level. 'User' margin levels can be employed to check that flash memory contents have adequate margin for normal level read operations. If unexpected read results are encountered when checking flash memory contents at the 'user' margin levels, loss of information might soon occur during 'normal' readout.

The 'factory' margin is a bigger deviation from the norm, a more stringent read criteria that should only be attempted immediately (or very soon) after completion of an erase or program command, early in the cycling life. 'Factory' margin levels can be used to check that flash memory contents have adequate margin for long-term data retention at the normal level setting. If unexpected results are encountered when checking flash memory contents at 'factory' margin levels, the flash memory contents should be erased and reprogrammed.

### CAUTION

Factory margin levels must only be used during verify of the initial factory programming.

## 30.4.12 Flash command descriptions

This section describes all flash commands that can be launched by a command write sequence. The FTFE sets the FSTAT[ACCERR] bit and aborts the command execution if any of the following illegal conditions occur:

- There is an unrecognized command code in the FCCOB FCMD field.
- There is an error in a FCCOB field for the specific commands. Refer to the error handling table provided for each command.

Ensure that the ACCERR and FPVIOL bits in the FSTAT register are cleared prior to starting the command write sequence. As described in [Launch the Command by Clearing CCIF](#), a new command cannot be launched while these error flags are set.

Do not attempt to read a flash block while the FTFE is running a command (CCIF = 0) on that same block. The FTFE may return invalid data to the MCU with the collision error flag (FSTAT[RDCOLERR]) set.

When required by the command, address bit 23 selects between:

- program flash memory (=0)
- data flash memory (=1)

**CAUTION**

Flash data must be in the erased state before being programmed. Cumulative programming of bits (adding more zeros) is not allowed.

**30.4.12.1 Read 1s Block command**

The Read 1s Block command checks to see if an entire program flash or data flash logical block has been erased to the specified margin level. The FCCOB flash address bits determine which logical block is erase-verified.

**Table 30-34. Read 1s Block Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x00 (RD1BLK)
1	Flash address [23:16] in the flash block to be verified
2	Flash address [15:8] in the flash block to be verified
3	Flash address [7:0] <sup>1</sup> in the flash block to be verified
4	Read-1 Margin Choice

1. Must be 128-bit aligned (Flash address [3:0] = 0000).

After clearing CCIF to launch the Read 1s Block command, the FTFE sets the read margin for 1s according to [Table 30-35](#) and then reads all locations within the selected program flash or data flash block.

When the data flash is targeted, DEPART must be set for no EEPROM, else the Read 1s Block command aborts setting the FSTAT[ACCERR] bit. If the FTFE fails to read all 1s (i.e. the flash block is not fully erased), the FSTAT[MGSTAT0] bit is set. The CCIF flag sets after the Read 1s Block operation has completed.

**Table 30-35. Margin Level Choices for Read 1s Block**

Read Margin Choice	Margin Level Description
0x00	Use the 'normal' read level for 1s
0x01	Apply the 'User' margin to the normal read-1 level
0x02	Apply the 'Factory' margin to the normal read-1 level

**Table 30-36. Read 1s Block Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid margin choice is specified	FSTAT[ACCERR]

*Table continues on the next page...*

**Table 30-36. Read 1s Block Command Error Handling (continued)**

Error Condition	Error Bit
Program flash is selected and the address is out of program flash range	FSTAT[ACCERR]
Data flash is selected and the address is out of data flash range	FSTAT[ACCERR]
Data flash is selected with EEPROM enabled	FSTAT[ACCERR]
Flash address is not 128-bit aligned	FSTAT[ACCERR]
Read-1s fails	FSTAT[MGSTAT0]

### 30.4.12.2 Read 1s Section command

The Read 1s Section command checks if a section of program flash or data flash memory is erased to the specified read margin level. The Read 1s Section command defines the starting address and the number of 128 bits to be verified.

**Table 30-37. Read 1s Section Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x01 (RD1SEC)
1	Flash address [23:16] of the first 128 bits to be verified
2	Flash address [15:8] of the first 128 bits to be verified
3	Flash address [7:0] <sup>1</sup> of the first 128 bits to be verified
4	Number of 128 bits to be verified [15:8]
5	Number of 128 bits to be verified [7:0]
6	Read-1 Margin Choice

1. Must be 128-bit aligned (Flash address [3:0] = 0000).

Upon clearing CCIF to launch the Read 1s Section command, the FTFE sets the read margin for 1s according to [Table 30-38](#) and then reads all locations within the specified section of flash memory.

If the FTFE fails to read all 1s (i.e. the flash section is not erased), the FSTAT(MGSTAT0) bit is set. The CCIF flag sets after the Read 1s Section operation completes.

**Table 30-38. Margin Level Choices for Read 1s Section**

Read Margin Choice	Margin Level Description
0x00	Use the 'normal' read level for 1s
0x01	Apply the 'User' margin to the normal read-1 level
0x02	Apply the 'Factory' margin to the normal read-1 level

**Table 30-39. Read 1s Section Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid margin code is supplied	FSTAT[ACCERR]
An invalid flash address is supplied	FSTAT[ACCERR]
Flash address is not 128-bit aligned	FSTAT[ACCERR]
The requested section crosses a logical flash block boundary	FSTAT[ACCERR]
The requested number of 128 bits is zero	FSTAT[ACCERR]
Read-1s fails	FSTAT[MGSTAT0]

### 30.4.12.3 Program Check command

The Program Check command tests a previously programmed program flash or data flash longword to see if it reads correctly at the specified margin level.

**Table 30-40. Program Check Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x02 (PGMCHK)
1	Flash address [23:16]
2	Flash address [15:8]
3	Flash address [7:0] <sup>1</sup>
4	Margin Choice
8	Byte 0 expected data
9	Byte 1 expected data
A	Byte 2 expected data
B	Byte 3 expected data

1. Must be longword aligned (Flash address [1:0] = 00).

Upon clearing CCIF to launch the Program Check command, the FTFE sets the read margin for 1s based on the provided margin choice according to [Table 30-41](#). The Program Check operation then reads the specified longword, and compares the actual read data to the expected data provided by the FCCOB. If the comparison at margin-1 fails, the MGSTAT0 bit is set.

The MGATE will then set the read margin for 0s based on the provided margin choice. The Program Check operation will then read the specified longword and compare the actual read data to the expected data provided by the FCCOB. If the comparison at margin-0 fails, the MGSTAT0 bit will be set. The CCIF flag will set after the Program Check operation has completed.

The starting address must be longword aligned (the lowest two bits of the byte address must be 00):

- Byte 0 data is expected at the supplied 32-bit aligned address,
- Byte 1 data is expected at byte address specified + 0b01,
- Byte 2 data is expected at byte address specified + 0b10, and
- Byte 3 data is expected at byte address specified + 0b11.

### NOTE

See the description of margin reads, [Margin Read Commands](#)

**Table 30-41. Margin Level Choices for Program Check**

Read Margin Choice	Margin Level Description
0x01	Read at 'User' margin-1 and 'User' margin-0
0x02	Read at 'Factory' margin-1 and 'Factory' margin-0

**Table 30-42. Program Check Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid flash address is supplied	FSTAT[ACCERR]
Flash address is not longword aligned	FSTAT[ACCERR]
An invalid margin choice is supplied	FSTAT[ACCERR]
Either of the margin reads does not match the expected data	FSTAT[MGSTAT0]

## 30.4.12.4 Read Resource Command

The Read Resource command is provided for the user to read data from special-purpose memory resources located within the Flash module. The special-purpose memory resources available include program flash IFR, data flash (User) IFR space, and the Version ID field. The Version ID field contains an 8 byte code that indicates a specific FTFE implementation.

**Table 30-43. Read Resource Command FCCOB Requirements**

FCCOB Number	FCCOB contents [7:0]
0	0x03 (RDRSRC)
1	Flash address [23:16]
2	Flash address [15:8]
3	Flash address [7:0] <sup>1</sup>
4	Resource select code (see <a href="#">Table 30-44</a> )

*Table continues on the next page...*

**Table 30-43. Read Resource Command FCCOB Requirements (continued)**

FCCOB Number	FCCOB contents [7:0]
Returned values	
4	Read Data [64:56]
5	Read Data [55:48]
6	Read Data [47:40]
7	Read Data [39:32]
8	Read Data [31:24]
9	Read Data [23:16]
A	Read Data [15:8]
B	Read Data [7:0]

1. Must be 64-bit aligned (Flash address [2:0] = 000).

**Table 30-44. Read Resource Select Codes**

Resource Select Code <sup>1</sup>	Description	Resource Size	Local Address Range
0x00	IFR	1024 Bytes	0x0000 - 0x03FF
0x01 <sup>2</sup>	Version ID	8 Bytes	0x0008 - 0x000F

1. Flash address [23] is used to select between program flash 0 (=0) and FlexNVM 0 (=1) IFR resources.
2. Located in program flash 0 reserved space; Flash address [23] = 0

After clearing CCIF to launch the Read Resource command, eight consecutive bytes are read from the selected resource at the provided relative address and stored in the FCCOB register. The CCIF flag will set after the Read Resource operation has completed. The Read Resource command exits with an access error if an invalid resource code is provided or if the address for the applicable area is out-of-range.

**Table 30-45. Read Resource Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid resource code is entered	FSTAT[ACCERR]
Flash address is out-of-range for the targeted resource.	FSTAT[ACCERR]
Flash address is not 64-bit aligned	FSTAT[ACCERR]

### 30.4.12.5 Program Phrase command

The Program Phrase command programs eight previously-erased bytes in the program flash memory or in the data flash memory using an embedded algorithm.

**CAUTION**

A Flash memory location must be in the erased state before being programmed. Cumulative programming of bits (back-to-back program operations without an intervening erase) within a Flash memory location is not allowed. Re-programming of existing 0s to 0 is not allowed as this overstresses the device.

**Table 30-46. Program Phrase Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x07 (PGM8)
1	Flash address [23:16]
2	Flash address [15:8]
3	Flash address [7:0] <sup>1</sup>
4	Byte 0 program value
5	Byte 1 program value
6	Byte 2 program value
7	Byte 3 program value
8	Byte 4 program value
9	Byte 5 program value
A	Byte 6 program value
B	Byte 7 program value

1. Must be 64-bit aligned (Flash address [2:0] = 000)

Upon clearing CCIF to launch the Program Phrase command, the FTFE programs the data bytes into the flash using the supplied address. The protection status is always checked. The swap indicator address is implicitly protected from programming in NVM Normal and Special modes. The targeted flash locations must be currently unprotected (see the description of the FPROT registers) to permit execution of the Program Phrase operation.

The programming operation is unidirectional. It can only move NVM bits from the erased state ('1') to the programmed state ('0'). Erased bits that fail to program to the '0' state are flagged as errors in MGSTAT0. The CCIF flag is set after the Program Phrase operation completes.

The starting address must be 64-bit aligned (flash address [3:0] = 000):

- Byte 0 data is written to the starting address ('start'),
- Byte 1 data is programmed to byte address start+0b01,
- Byte 2 data is programmed to byte address start+0b10, and
- Byte 3 data is programmed to byte address start+0b11, etc.

**Table 30-47. Program Phrase Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid flash address is supplied	FSTAT[ACCERR]
Flash address is not 64-bit aligned	FSTAT[ACCERR]
Flash address points to a protected area	FSTAT[FPVIOL]
Any errors have been encountered during the verify operation.	FSTAT[MGSTAT0]

### 30.4.12.6 Erase Flash Block Command

The Erase Flash Block operation erases all addresses in a single program flash or data flash block.

**Table 30-48. Erase Flash Block Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x08 (ERSBLK)
1	Flash address [23:16] in the flash block to be erased
2	Flash address [15:8] in the flash block to be erased
3	Flash address [7:0] <sup>1</sup> in the flash block to be erased

1. Must be 128-bit aligned (Flash address [3:0] = 0000).

Upon clearing CCIF to launch the Erase Flash Block command, the FTFE erases the main array of the selected flash block and verifies that it is erased. When the data flash is targeted, DEPART must be set for no EEPROM (see [Table 30-4](#)) else the Erase Flash Block command aborts setting the FSTAT[ACCERR] bit. The Erase Flash Block command aborts and sets the FSTAT[FPVIOL] bit if any region within the block is protected (see the description of the program flash protection (FPROT) registers and the data flash protection (FDPROT) registers). The swap indicator address is implicitly protected from block erase unless the swap system is in the update mode and the program flash block being erased is the non-active block that contains the swap indicator address. If the erase verify fails, the MGSTAT0 bit in FSTAT is set. The CCIF flag will set after the Erase Flash Block operation has completed.

**Table 30-49. Erase Flash Block Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
Program flash is selected and the address is out of program flash range	FSTAT[ACCERR]
Data flash is selected and the address is out of data flash range	FSTAT[ACCERR]

*Table continues on the next page...*

**Table 30-49. Erase Flash Block Command Error Handling (continued)**

Error Condition	Error Bit
Data flash is selected with EEPROM enabled	FSTAT[ACCERR]
Flash address is not 128-bit aligned	FSTAT[ACCERR]
Any area of the selected flash block is protected	FSTAT[FPVIOL]
Any errors have been encountered during the verify operation	FSTAT[MGSTAT0]

### 30.4.12.7 Erase Flash Sector command

The Erase Flash Sector operation erases all addresses in a flash sector.

**Table 30-50. Erase Flash Sector Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x09 (ERSSCR)
1	Flash address [23:16] in the flash sector to be erased
2	Flash address [15:8] in the flash sector to be erased
3	Flash address [7:0] <sup>1</sup> in the flash sector to be erased

1. Must be 128-bit aligned (flash address [3:0] = 0000).

After clearing CCIF to launch the Erase Flash Sector command, the FTFE erases the selected program flash or data flash sector and then verifies that it is erased. The Erase Flash Sector command aborts if the selected sector is protected (see the description of the FPROT registers). The swap indicator address in each program flash block is implicitly protected from sector erase unless the swap system is in the update mode and the program flash sector containing the swap indicator address being erased is in the non-active block. If the erase-verify fails the FSTAT[MGSTAT0] bit is set. The CCIF flag is set after the Erase Flash Sector operation completes. The Erase Flash Sector command is suspendable (see the FCNFG[ERSSUSP] bit and [Figure 30-34](#)).

**Table 30-51. Erase Flash Sector Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid Flash address is supplied	FSTAT[ACCERR]
Flash address is not 128-bit aligned	FSTAT[ACCERR]
The selected program flash or data flash sector is protected	FSTAT[FPVIOL]
Any errors have been encountered during the verify operation	FSTAT[MGSTAT0]

### 30.4.12.7.1 Suspending an Erase Flash Sector Operation

To suspend an Erase Flash Sector operation set the FCNFG[ERSSUSP] bit (see [Flash configuration field description](#)) when CCIF is clear and the CCOB command field holds the code for the Erase Flash Sector command. During the Erase Flash Sector operation (see [Erase Flash Sector command](#)), the flash samples the state of the ERSSUSP bit at convenient points. If the FTFE detects that the ERSSUSP bit is set, the Erase Flash Sector operation is suspended and the FTFE sets CCIF. While ERSSUSP is set, all writes to flash registers are ignored except for writes to the FSTAT and FCNFG registers.

If an Erase Flash Sector operation effectively completes before the FTFE detects that a suspend request has been made, the FTFE clears the ERSSUSP bit prior to setting CCIF. When an Erase Flash Sector operation has been successfully suspended, the FTFE sets CCIF and leaves the ERSSUSP bit set. While CCIF is set, the ERSSUSP bit can only be cleared to prevent the withdrawal of a suspend request before the FTFE has acknowledged it.

### 30.4.12.7.2 Resuming a Suspended Erase Flash Sector Operation

If the ERSSUSP bit is still set when CCIF is cleared to launch the next command, the previous Erase Flash Sector operation resumes. The FTFE acknowledges the request to resume a suspended operation by clearing the ERSSUSP bit. A new suspend request can then be made by setting ERSSUSP. A single Erase Flash Sector operation can be suspended and resumed multiple times.

There is a minimum elapsed time limit between the request to resume the Erase Flash Sector operation (CCIF is cleared) and the request to suspend the operation again (ERSSUSP is set). This minimum time period is required to ensure that the Erase Flash Sector operation will eventually complete. If the minimum period is continually violated, i.e. the suspend requests come repeatedly and too quickly, no forward progress is made by the Erase Flash Sector algorithm. The resume/suspend sequence runs indefinitely without completing the erase.

### 30.4.12.7.3 Aborting a Suspended Erase Flash Sector Operation

The user may choose to abort a suspended Erase Flash Sector operation by clearing the ERSSUSP bit prior to clearing CCIF for the next command launch. When a suspended operation is aborted, the FTFE starts the new command using the new FCCOB contents.

While FCNFG[ERSSUSP] is set, a write to the FlexRAM while FCNFG[EEERDY] is set clears ERSSUSP and aborts the suspended operation. The FlexRAM write operation is executed by the FTFE.

### Note

Aborting the erase leaves the bitcells in an indeterminate, partially-erased state. Data in this sector is not reliable until a new erase command fully completes.

The following figure shows how to suspend and resume the Erase Flash Sector operation.




Figure 30-34. Suspend and Resume of Erase Flash Sector Operation

### 30.4.12.8 Program Section command

The Program Section operation programs the data found in the section program buffer to previously erased locations in the flash memory using an embedded algorithm. Data is preloaded into the section program buffer by writing to the FlexRAM while it is set to function as traditional RAM (see [Flash sector programming](#)).

The section program buffer is limited to the lower quarter of the FlexRAM (byte addresses 0x0000-0x0FFF). Data written to the remainder of the FlexRAM is ignored and may be overwritten during Program Section command execution.

#### CAUTION

A flash memory location must be in the erased state before being programmed. Cumulative programming of bits (back-to-back program operations without an intervening erase) within a flash memory location is not allowed. Re-programming of existing 0s to 0 is not allowed as this overstresses the device.

**Table 30-52. Program Section Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x0B (PGMSEC)
1	Flash address [23:16]
2	Flash address [15:8]
3	Flash address [7:0] <sup>1</sup>
4	Number of 128 bits to program [15:8]
5	Number of 128 bits to program [7:0]

1. Must be 128-bit aligned (Flash address [3:0] = 0000).

After clearing CCIF to launch the Program Section command, the FTFE will block access to the programming acceleration RAM (program flash only devices) or FlexRAM (FlexNVM devices) and program the data residing in the Section Program Buffer into the flash memory starting at the flash address provided.

The starting address must be unprotected (see the description of the FPROT registers) to permit execution of the Program Section operation. The swap indicator address in both program flash blocks is implicitly protected from programming. If the swap indicator address is encountered during the Program Section operation, it will be bypassed without setting FPVIOL and the contents will not be programmed. Programming, which is not allowed to cross a flash sector boundary, continues until all requested double-words have been programmed.

After the Program Section operation has completed, the CCIF flag will set and normal access to the FlexRAM is restored. The contents of the Section Program Buffer is not changed by the Program Section operation.

**Table 30-53. Program Section Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid flash address is supplied	FSTAT[ACCERR]
Flash address is not 128-bit aligned	FSTAT[ACCERR]
The requested section crosses a program flash sector boundary	FSTAT[ACCERR]
The requested number of double phrases is zero	FSTAT[ACCERR]
The space required to store data for the requested number of double phrases is more than one quarter the size of the programming acceleration RAM (program flash only devices) or FlexRAM (FlexNVM devices)	FSTAT[ACCERR]
The FlexRAM is not set to function as a traditional RAM, i.e. set if RAMRDY=0	FSTAT[ACCERR]
The flash address falls in a protected area	FSTAT[FPVIOL]
Any errors have been encountered during the verify operation	FSTAT[MGSTAT0]

### 30.4.12.8.1 Flash sector programming

The process of programming an entire flash sector using the Program Section command is as follows:

1. If required, execute the Set FlexRAM Function command to make the FlexRAM available as traditional RAM and initialize the FlexRAM to all ones.
2. Launch the Erase Flash Sector command to erase the flash sector to be programmed.
3. Beginning with the starting address of the programming acceleration RAM (program flash only devices) or FlexRAM (FlexNVM devices), sequentially write enough data to the RAM to fill an entire flash sector. This area of the RAM serves as the section program buffer.

#### NOTE

In step 1, the section program buffer was initialized to all ones, the erased state of the flash memory.

The section program buffer can be written to while the operation launched in step 2 is executing, i.e. while CCIF = 0.

4. Execute the Program Section command to program the contents of the section program buffer into the selected flash sector.
5. To program additional flash sectors, repeat steps 2 through 4.
6. To restore EEPROM functionality, execute the Set FlexRAM Function command to make the FlexRAM available for EEPROM.

### 30.4.12.9 Read 1s All Blocks Command

The Read 1s All Blocks command checks if the program flash blocks, data flash blocks, EEPROM backup records, and data flash IFR have been erased to the specified read margin level, if applicable, and releases security if the readout passes, i.e. all data reads as '1'.

**Table 30-54. Read 1s All Blocks Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x40 (RD1ALL)
1	Read-1 Margin Choice

After clearing CCIF to launch the Read 1s All Blocks command, the FTFE :

- sets the read margin for 1s according to [Table 30-55](#),
- checks the contents of the program flash, data flash, EEPROM backup records, and data flash IFR are in the erased state.

If the FTFE confirms that these memory resources are erased, security is released by setting the FSEC[SEC] field to the unsecure state. The security byte in the flash configuration field (see [Flash configuration field description](#)) remains unaffected by the Read 1s All Blocks command. If the read fails, i.e. all flash memory resources are not in the fully erased state, the FSTAT[MGSTAT0] bit is set.

The EEERDY and RAMRDY bits are clear during the Read 1s All Blocks operation and are restored at the end of the Read 1s All Blocks operation.

The CCIF flag sets after the Read 1s All Blocks operation has completed.

**Table 30-55. Margin Level Choices for Read 1s All Blocks**

Read Margin Choice	Margin Level Description
0x00	Use the 'normal' read level for 1s
0x01	Apply the 'User' margin to the normal read-1 level
0x02	Apply the 'Factory' margin to the normal read-1 level

**Table 30-56. Read 1s All Blocks Command Error Handling**

Error Condition	Error Bit
An invalid margin choice is specified	FSTAT[ACCERR]
Read-1s fails	FSTAT[MGSTAT0]

### 30.4.12.10 Read Once Command

The Read Once command provides read access to a reserved 64-byte field located in the program flash 0 IFR (see [Program flash 0 IFR map](#) and [Program Once field](#)). Access to this field is via 8 records, each 8 bytes long. The Read Once field is programmed using the Program Once command described in [Program Once command](#).

**Table 30-57. Read Once Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x41 (RDONCE)
1	Read Once record index (0x00 - 0x07)
Returned Values	
4	Read Once byte 0 value
5	Read Once byte 1 value
6	Read Once byte 2 value
7	Read Once byte 3 value
8	Read Once byte 4 value
9	Read Once byte 5 value
A	Read Once byte 6 value
B	Read Once byte 7 value

After clearing CCIF to launch the Read Once command, an 8-byte Read Once record is read from the program flash IFR and stored in the FCCOB register. The CCIF flag is set after the Read Once operation completes. Valid record index values for the Read Once command range from 0x00 to 0x07. During execution of the Read Once command, any attempt to read addresses within the program flash block containing this 64-byte field returns invalid data. The Read Once command can be executed any number of times.

**Table 30-58. Read Once Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid record index is supplied	FSTAT[ACCERR]

### 30.4.12.11 Program Once command

The Program Once command enables programming to a reserved 64-byte field in the program flash 0 IFR (see [Program flash 0 IFR map](#) and [Program Once field](#)). Access to the Program Once field is via 8 records, each 8 bytes long. The Program Once field can

be read using the Read Once command (see [Read Once Command](#)) or using the Read Resource command (see [Read Resource Command](#)). Each Program Once record can be programmed only once since the program flash 0 IFR cannot be erased.

**Table 30-59. Program Once Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x43 (PGMONCE)
1	Program Once record index (0x00 - 0x0F)
2	Not Used
3	Not Used
4	Program Once Byte 0 value
5	Program Once Byte 1 value
6	Program Once Byte 2 value
7	Program Once Byte 3 value
8	Program Once Byte 4 value
9	Program Once Byte 5 value
A	Program Once Byte 6 value
B	Program Once Byte 7 value

After clearing CCIF to launch the Program Once command, the FTFE first verifies that the selected record is erased. If erased, then the selected record is programmed using the values provided. The Program Once command also verifies that the programmed values read back correctly. The CCIF flag is set after the Program Once operation has completed.

The reserved program flash 0 IFR location accessed by the Program Once command cannot be erased and any attempt to program one of these records when the existing value is not Fs (erased) is not allowed. Valid record index values for the Program Once command range from 0x00 to 0x07. During execution of the Program Once command, any attempt to read addresses within program flash 0 returns invalid data.

**Table 30-60. Program Once Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid record index is supplied	FSTAT[ACCERR]
The requested record has already been programmed to a non-erased value <sup>1</sup>	FSTAT[ACCERR]
Any errors have been encountered during the verify operation.	FSTAT[MGSTAT0]

1. If a Program Once record is initially programmed to 0xFFFF\_FFFF\_FFFF\_FFFF, the Program Once command is allowed to execute again on that same record.

### 30.4.12.12 Erase All Blocks Command

The Erase All Blocks operation erases all flash memory, initializes the FlexRAM, verifies all memory contents, and releases MCU security.

**Table 30-61. Erase All Blocks Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x44 (ERSALL)

After clearing CCIF to launch the Erase All Blocks command, the FTFE erases all program flash memory, the program flash IFR containing the swap indicator address, data flash memory, data flash IFR space, EEPROM backup memory, and FlexRAM, then verifies that all are erased.

If the FTFE verifies that all flash memories and the FlexRAM were properly erased, security is released by setting the FSEC[SEC] field to the unsecure state and the FCNFG[RAMRDY] bit is set. The Erase All Blocks command aborts if any flash or FlexRAM region is protected. The swap indicator address in the program flash blocks are not implicitly protected from the erase operation. The security byte and all other contents of the flash configuration field (see [Flash configuration field description](#)) are erased by the Erase All Blocks command. If the erase-verify fails, the FSTAT[MGSTAT0] bit is set. The CCIF flag is set after the Erase All Blocks operation completes.

**Table 30-62. Erase All Blocks Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
Any region of the program flash memory, data flash memory, or FlexRAM is protected	FSTAT[FPVIOL]
Any errors have been encountered during the verify operation	FSTAT[MGSTAT0]

#### 30.4.12.12.1 Triggering an erase all external to the flash module

The functionality of the Erase All Blocks command is also available in an uncommanded fashion outside of the flash memory. Refer to the device's Chip Configuration details for information on this functionality.

Before invoking the external erase all function, the FSTAT[ACCERR and FPVIOL] flags must be cleared and the FCCOB0 register must not contain 0x44. When invoked, the erase-all function erases all program flash memory, the program flash IFR containing the swap indicator address, data flash memory, data flash IFR space, EEPROM backup, and FlexRAM regardless of the protection settings. If the post-erase verify passes, the routine then releases security by setting the FSEC[SEC] field register to the unsecure state and

the FCNFG[RAMRDY] bit sets. The security byte in the Flash Configuration Field is also programmed to the unsecure state. The status of the erase-all request is reflected in the FCNFG[ERSAREQ] bit. The FCNFG[ERSAREQ] bit is cleared once the operation completes and the normal FSTAT error reporting is available as described in [Erase All Blocks Command](#).

### 30.4.12.13 Verify Backdoor Access Key command

The Verify Backdoor Access Key command only executes if the mode and security conditions are satisfied (see [Flash commands by mode](#)). Execution of the Verify Backdoor Access Key command is further qualified by the FSEC[KEYEN] bits. The Verify Backdoor Access Key command releases security if user-supplied keys in the FCCOB match those stored in the Backdoor Comparison Key bytes of the Flash Configuration Field. The column labeled Flash Configuration Field offset address shows the location of the matching byte in the Flash Configuration Field.

**Table 30-63. Verify Backdoor Access Key Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]	Flash Configuration Field Offset Address
0	0x45 (VFYKEY)	
1-3	Not Used	
4	Key Byte 0	0x0_0000
5	Key Byte 1	0x0_0001
6	Key Byte 2	0x0_0002
7	Key Byte 3	0x0_0003
8	Key Byte 4	0x0_0004
9	Key Byte 5	0x0_0005
A	Key Byte 6	0x0_0006
B	Key Byte 7	0x0_0007

After clearing CCIF to launch the Verify Backdoor Access Key command, the FTFE checks the FSEC[KEYEN] bits to verify that this command is enabled. If not enabled, the FTFE sets the FSTAT[ACCERR] bit and terminates. If the command is enabled, the FTFE compares the key provided in FCCOB to the backdoor comparison key in the Flash Configuration Field. If the backdoor keys match, the FSEC[SEC] field is changed to the unsecure state and security is released. If the backdoor keys do not match, security is not released and all future attempts to execute the Verify Backdoor Access Key command are immediately aborted and the FSTAT[ACCERR] bit is (again) set to 1 until a reset of the FTFE module occurs. If the entire 8-byte key is all zeros or all ones, the Verify Backdoor Access Key command fails with an access error. The CCIF flag is set after the Verify Backdoor Access Key operation completes.

**Table 30-64. Verify Backdoor Access Key Command Error Handling**

Error Condition	Error Bit
The supplied key is all-0s or all-Fs	FSTAT[ACCERR]
An incorrect backdoor key is supplied	FSTAT[ACCERR]
Backdoor key access has not been enabled (see the description of the FSEC register)	FSTAT[ACCERR]
This command is launched and the backdoor key has mismatched since the last power down reset	FSTAT[ACCERR]

### 30.4.12.14 Swap Control command

The Swap Control command handles specific activities associated with swapping the two halves of program flash memory within the memory map.

**Table 30-65. Swap Control Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x46 (SWAP)
1	Flash address [23:16]
2	Flash address [15:8]
3	Flash address [7:0] <sup>1</sup>
4	Swap Control Code: 0x01 - Initialize Swap System 0x02 - Set Swap in Update State 0x04 - Set Swap in Complete State 0x08 - Report Swap Status
Returned values	
5	Current Swap Mode: 0x00 - Uninitialized 0x01 - Ready 0x02 - Update 0x03 - Update-Erased 0x04 - Complete
6	Current Swap Block Status: For devices with FlexNVM: 0x00 - Program flash block 0 at 0x0_0000 0x01 - Program flash block 1 at 0x0_0000 For devices with program flash only: 0x00 - Program flash block 0/1 at 0x0_0000 0x01 - Program flash block 2/3 at 0x0_0000

*Table continues on the next page...*

**Table 30-65. Swap Control Command FCCOB Requirements (continued)**

FCCOB Number	FCCOB Contents [7:0]
7	Next Swap Block Status (after any reset): For devices with FlexNVM: 0x00 - Program flash block 0 at 0x0_0000 0x01 - Program flash block 1 at 0x0_0000 For devices with program flash only: 0x00 - Program flash block 0/1 at 0x0_0000 0x01 - Program flash block 2/3 at 0x0_0000

1. Must be 128-bit aligned (Flash address [3:0] = 0000).

Upon clearing CCIF to launch the Swap Control command, the MGATE will handle swap-related activities based on the Swap Control code provided in FCCOB4 as follows:

- 0x01 (Initialize Swap System to UPDATE-ERASED State) - After verifying that the current swap state is UNINITIALIZED and that the flash address provided is in Program flash block 0 but not in the Flash Configuration Field, the flash address (shifted with bit 0 removed) will be programmed into the IFR Swap Field found in a program flash IFR. After the swap indicator address has been programmed into the IFR Swap Field, the swap enable word will be programmed to 0x0000. After the swap enable word has been programmed, the swap indicator, located within the Program flash block 0 address provided, will be programmed to 0xFF00.
- 0x02 (Progress Swap to UPDATE State) - After verifying that the current swap state is READY and that the aligned flash address provided matches the one stored in the IFR Swap Field, the swap indicator located within bits [15:0] of the flash address in the currently active program flash block will be programmed to 0xFF00.
- 0x04 (Progress Swap to COMPLETE State) - After verifying that the current swap state is UPDATE-ERASED and that the aligned flash address provided matches the one stored in the IFR Swap Field, the swap indicator located within bits [15:0] of the flash address in the currently active program flash block will be programmed to 0x0000. Before executing with this Swap Control code, the user must erase the non-active swap indicator using the Erase Flash Block or Erase Flash Sector commands and update the application code or data as needed. The non-active swap indicator will be checked at the erase verify level and if the check fails, the current swap state will be changed to UPDATE with ACCERR set.
- 0x08 (Report Swap Status) - After verifying that the aligned flash address provided is in program flash block 0 but not in the Flash Configuration Field, the status of the swap system will be reported as follows:
  - FCCOB5 (Current Swap State) - indicates the current swap state based on the status of the swap enable phrase and the swap indicators. If the MGSTAT0 flag is set after command completion, the swap state returned was not successfully transitioned from and the appropriate swap command code must be attempted

again. If the current swap state is UPDATE and the non-active swap indicator is 0xFFFF, the current swap state is changed to UPDATE-ERASED.

- FCCOB6 (Current Swap Block Status) - indicates which program flash block is currently located at relative flash address 0x0\_0000.
- FCCOB7 (Next Swap Block Status) - indicates which program flash block will be located at relative flash address 0x0\_0000 after the next reset of the FTFE module.

### NOTE

It is recommended that the user execute the Swap Control command to report swap status (code 0x08) after any reset to determine if issues with the swap system were detected during the swap state determination procedure.

### NOTE

It is recommended that the user write 0xFF to FCCOB5, FCCOB6, and FCCOB7 since the Swap Control command will not always return the swap state and status fields when an ACCERR is detected.

The CCIF flag is set after the Swap Control operation has completed.

The swap indicators are implicitly protected from being programmed during Program Phrase or Program Section command operations and are implicitly unprotected during Swap Control command operations. The swap indicators are implicitly protected from being erased during Erase Flash Block and Erase Flash Sector command operations unless the swap indicator being erased is in the non-active program flash block and the swap system is in the UPDATE or UPDATE-ERASED state. Once the swap system has been initialized, the Erase All Blocks command can be used to uninitialized the swap system.

**Table 30-66. Swap Control Command Error Handling**

Error Condition	Swap Control Code	Error Bit
Command not available in current mode/security <sup>1</sup>	All	FSTAT[ACCERR]
Flash address is not in program flash block 0	All	FSTAT[ACCERR]
Flash address is in the Flash Configuration Field	All	FSTAT[ACCERR]
Flash address is not 128-bit aligned	All	FSTAT[ACCERR]
Flash address does not match the swap indicator address in the IFR	2, 4	FSTAT[ACCERR]
Swap initialize requested when swap system is not in the uninitialized state	1	FSTAT[ACCERR]
Swap update requested when swap system is not in the ready state	2	FSTAT[ACCERR]


*Table continues on the next page...*

**Table 30-66. Swap Control Command Error Handling (continued)**

Error Condition	Swap Control Code	Error Bit
Swap complete requested when swap system is not in the update-erased state	4	FSTAT[ACCERR]
An undefined swap control code is provided	-	FSTAT[ACCERR]
Any errors have been encountered during the swap determination and program-verify operations	1, 2, 4	FSTAT[MGSTAT0]
Any brownouts were detected during the swap determination procedure	8	FSTAT[MGSTAT0]

1. Returned fields will not be updated, i.e. no swap state or status reporting

**Block0 Active States    Block1 Active States**



**Figure 30-35. Valid Swap State Sequencing**

Table 30-67. Swap State Report Mapping

Case	Swap Enable Field <sup>1</sup>	Swap Indicator 0 <sup>1</sup>	Swap Indicator 1 <sup>1</sup>	Swap State <sup>2</sup>	State Code	MGST AT0	Active Block
1	0xFFFF	-	-	Uninitialized	0	0	0
2	0x0000	0xFF00	0x0000	Update	2	0	0
3	0x0000	0xFF00-	0xFFFF	Update-Erased	3	0	0
4	0x0000	0x0000	0xFFFF <sup>3</sup>	Complete <sup>4</sup>	4	0	0
5	0x0000	0x0000	0xFFFF	Ready <sup>5</sup>	1	0	1
6	0x0000	0x0000	0xFF00	Update	2	0	1
7	0x0000	0xFFFF	0xFF00	Update-Erased	3	0	1
8	0x0000	0xFFFF <sup>3</sup>	0x0000	Complete <sup>4</sup>	4	0	1
9	0x0000	0xFFFF	0x0000	Ready <sup>5</sup>	1	0	0
10	0XXXX	-	-	Uninitialized	0	1	0
11	0x0000	0xFFFF	0xFFFF	Uninitialized	0	1	0
12	0x0000	0xFFXX	0xFFFF	Ready	1	1	0
13	0x0000	0xFFXX	0x0000	Ready	1	1	0
14 <sup>6</sup>	0x0000	0XXXX	0x0000	Ready	1	1	0
15 <sup>6</sup>	0x0000	0xFFFF	0xFFXX	Ready	1	1	1
16	0x0000	0x0000	0xFFXX	Ready	1	1	1
17 <sup>6</sup>	0x0000	0x0000	0XXXX	Ready	1	1	1
18	0x0000	0xFF00	0xFFFF <sup>7</sup>	Update	2	1	0
19	0x0000	0xFF00	0XXXX	Update	2	1	0
20	0x0000	0xFF(00)	0xFFXX	Update	2	1	0
21 <sup>6</sup>	0x0000	0x0000	0x0000	Update	2	1	0
22 <sup>6</sup>	0x0000	0XXXX	0XXXX	Update	2	1	0
23	0x0000	0xFFFF <sup>7</sup>	0xFF00	Update	2	1	1
24	0x0000	0XXXX	0xFF00	Update	2	1	1
25	0x0000	0xFFXX	0xFF(00)	Update	2	1	1
26	0x0000	0XX00	0xFFFF	Update-Erased	3	1	0
27	0x0000	0XXXX	0xFFFF	Update-Erased	3	1	0
28	0x0000	0xFFFF	0XX00	Update-Erased	3	1	1
29	0x0000	0xFFFF	0XXXX	Update-Erased	3	1	1

1. 0XXXX, 0xFFXX, 0XX00 indicates a non-valid value was read; 0xFF(00) indicates more 0's than other indicator (if same number of 0's, then swap system defaults to block 0 active)
2. Cases 10-29 due to brownout (abort) detected during program or erase steps related to swap
3. Must read 0xFFFF with erase verify level before transition to Complete allowed
4. No reset since successful Swap Complete execution
5. Reset after successful Swap Complete execution
6. Not a valid case
7. Fails to read 0xFFFF at erase verify level

### 30.4.12.14.1 Swap state determination

During the reset sequence, the state of the swap system is determined by evaluating the IFR Swap Field in the program flash 1 IFR and both swap indicators located in the program flash blocks at the swap indicator address stored in the IFR Swap Field.

**Table 30-68. Program Flash 1 IFR Swap Field**

Address Range	Size (Bytes)	Field Description
0x000 – 0x005	6	Reserved
0x006 – 0x007	2	Swap Enable Word
0x008 – 0x00C	6	Reserved
0x00D – 0x00F	2	Swap Indicator Address
0x010 – 0x3FF	1008	Reserved

### 30.4.12.15 Program Partition command

The Program Partition command prepares the FlexNVM block for use as data flash, EEPROM backup, or a combination of both and initializes the FlexRAM. The Program Partition command must not be launched from flash memory, since flash memory resources are not accessible during Program Partition command execution.

#### CAUTION

While different partitions of the FlexNVM are available, the intention is that a single partition choice is used throughout the entire lifetime of a given application. The FlexNVM Partition Code choices affect the endurance and data retention characteristics of the device.

**Table 30-69. Program Partition Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x80 (PGMPART)
1	Not Used
2	Not Used
3	Not Used
4	EEPROM Data Size Code <sup>1</sup>
5	FlexNVM Partition Code <sup>2</sup>

1. See [Table 30-70](#) and [EEPROM Data Set Size](#)

2. See [Table 30-71](#) and

Table 30-70. Valid EEPROM Data Set Size Codes

EEPROM Data Set Size Code (FCCOB4) <sup>1</sup>		EEPROM Data Set Size (Bytes) Subsystem A + B
EEESPLIT (FCCOB4[5:4])	EEESIZE (FCCOB4[3:0])	
11	0xF	0 <sup>2</sup>
00	0x9	4 + 28
01		8 + 24
10		16 + 16
11		16 + 16
00	0x8	8 + 56
01		16 + 48
10		32 + 32
11		32 + 32
00	0x7	16 + 112
01		32 + 96
10		64 + 64
11		64 + 64
00	0x6	32 + 224
01		64 + 192
10		128 + 128
11		128 + 128
00	0x5	64 + 448
01		128 + 384
10		256 + 256
11		256 + 256
00	0x4	128 + 896
01		256 + 768
10		512 + 512
11		512 + 512
00	0x3	256 + 1,792
01		512 + 1,536
10		1,024 + 1,024
11		1,024 + 1,024
00	0x2	512 + 3,584
01		1,024 + 3,072
10		2,048 + 2,048
11		2,048 + 2,048

Table continues on the next page...

**Table 30-70. Valid EEPROM Data Set Size Codes (continued)**

EEPROM Data Set Size Code (FCCOB4) <sup>1</sup>		EEPROM Data Set Size (Bytes) Subsystem A + B
EEESPLIT (FCCOB4[5:4])	EEESIZE (FCCOB4[3:0])	
00	0x1	1,024 + 7,168
01		2,048 + 6,142
10		4,096 + 4,096
11		4,096 + 4,096
00	0x0	2,048 + 14,336
01		4,096 + 12,284
10		8,192 + 8,192
11		8,192 + 8,192

1. FCCOB4[7:6] = 00
2. EEE Data Set Size must be set to 0 Bytes when the FlexNVM Partition Code is set for no EEPROM.

**Table 30-71. Valid FlexNVM Partition Codes**

FlexNVM Partition Code DEPART (FCCOB5[3:0]) <sup>1</sup>	Data flash Size (Kbytes)	EEPROM-backup Size (Kbytes)
0000	512	0
0100	448	64
0101	384	128
0110	256	256
0111	0	512
1000	0	512
1100	64	448
1101	128	384
1110	256	256
1111	512	0

1. FCCOB5[7:4] = 0000

After clearing CCIF to launch the Program Partition command, the FTFE first verifies that the EEPROM Data Size Code and FlexNVM Partition Code in the data flash IFR are erased. If erased, the Program Partition command erases the contents of the FlexNVM memory. If the FlexNVM is to be partitioned for EEPROM backup, the allocated EEPROM backup sectors are formatted for EEPROM use. Finally, the partition codes are programmed into the data flash IFR using the values provided. The Program Partition command also verifies that the partition codes read back correctly after programming. If the FlexNVM is partitioned for EEPROM, the allocated EEPROM backup sectors are formatted for EEPROM use. The CCIF flag is set after the Program Partition operation completes.

Prior to launching the Program Partition command, the data flash IFR must be in an erased state, which can be accomplished by executing the Erase All Blocks command or by an external request (see [Erase All Blocks Command](#)). The EEPROM Data Size Code and FlexNVM Partition Code are read using the Read Resource command (see [Read Resource Command](#)).

**Table 30-72. Program Partition Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
The EEPROM data size and FlexNVM partition code bytes are not initially 0xFFFF	FSTAT[ACCERR]
Invalid EEPROM Data Size Code is entered (see <a href="#">Table 30-70</a> for valid codes)	FSTAT[ACCERR]
Invalid FlexNVM Partition Code is entered (see <a href="#">Table 30-71</a> for valid codes)	FSTAT[ACCERR]
FlexNVM Partition Code = full data flash (no EEPROM) and EEPROM Data Size Code allocates FlexRAM for EEPROM	FSTAT[ACCERR]
FlexNVM Partition Code allocates space for EEPROM backup, but EEPROM Data Size Code allocates no FlexRAM for EEPROM	FSTAT[ACCERR]
FCCOB4[7:6] != 00	FSTAT[ACCERR]
FCCOB5[7:4] != 0000	FSTAT[ACCERR]
Any errors have been encountered during the verify operation	FSTAT[MGSTAT0]

### 30.4.12.16 Set FlexRAM Function command

The Set FlexRAM Function command changes the function of the FlexRAM:

- When not partitioned for EEPROM, the FlexRAM is typically used as traditional RAM.
- When partitioned for EEPROM, the FlexRAM is typically used to store EEPROM data.

**Table 30-73. Set FlexRAM Function Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x81 (SETRAM)
1	FlexRAM Function Control Code (see <a href="#">Table 30-74</a> )

**Table 30-74. FlexRAM Function Control**

FlexRAM Function Control Code	Action
0xFF	Make FlexRAM available as RAM: <ul style="list-style-type: none"> <li>• Clear the FCNFG[RAMRDY] and FCNFG[EEERDY] flags</li> <li>• Write a background of ones to all FlexRAM locations</li> <li>• Set the FCNFG[RAMRDY] flag</li> </ul>
0x00	Make FlexRAM available for EEPROM: <ul style="list-style-type: none"> <li>• Clear the FCNFG[RAMRDY] and FCNFG[EEERDY] flags</li> <li>• Write a background of ones to all FlexRAM locations</li> <li>• Copy-down existing EEPROM data to FlexRAM</li> <li>• Set the FCNFG[EEERDY] flag</li> </ul>

After clearing CCIF to launch the Set FlexRAM Function command, the FTFE sets the function of the FlexRAM based on the FlexRAM Function Control Code.

When making the FlexRAM available as traditional RAM, the FTFE clears the FCNFG[EEERDY] and FCNFG[RAMRDY] flags, overwrites the contents of the entire FlexRAM with a background pattern of all ones, and sets the FCNFG[RAMRDY] flag. The state of the EPROT register does not prevent the FlexRAM from being overwritten. When the FlexRAM is set to function as a RAM, normal read and write accesses to the FlexRAM are available. When large sections of flash memory need to be programmed, e.g. during factory programming, the FlexRAM can be used as the Section Program Buffer for the Program Section command (see [Program Section command](#)).

When making the FlexRAM available for EEPROM, the FTFE clears the FCNFG[RAMRDY] and FCNFG[EEERDY] flags, overwrites the contents of the FlexRAM allocated for EEPROM with a background pattern of all ones, and copies the existing EEPROM data from the EEPROM backup record space to the FlexRAM. After completion of the EEPROM copy-down, the FCNFG[EEERDY] flag is set. When the FlexRAM is set to function as EEPROM, normal read and write access to the FlexRAM is available, but writes to the FlexRAM also invoke EEPROM activity.

The CCIF flag will be set after the Set FlexRAM Function operation has completed.

**Table 30-75. Set FlexRAM Function Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
FlexRAM Function Control Code is not defined	FSTAT[ACCERR]
FlexRAM Function Control Code is set to make the FlexRAM available for EEPROM, but FlexNVM is not partitioned for EEPROM	FSTAT[ACCERR]

### 30.4.13 Security

The FTFE module provides security information to the MCU based on contents of the FSEC security register. The MCU then limits access to FTFE resources as defined in the device's Chip Configuration details. During reset, the FTFE module initializes the FSEC register using data read from the security byte of the Flash Configuration Field (see [Flash configuration field description](#)).

The following fields are available in the FSEC register. Details of the settings are described in the FSEC register description.

**Table 30-76. FSEC fields**

FSEC field	Description
KEYEN	Backdoor Key Access
MEEN	Mass Erase Capability
FSLACC	Freescale Factory Access
SEC	MCU security

#### 30.4.13.1 FTFE Access by Mode and Security

The following table summarizes how access to the FTFE module is affected by security and operating mode.

**Table 30-77. FTFE Access Summary**

Operating Mode	MCU Security State	
	Unsecure	Secure
NVM Normal	Full command set	
NVM Special	Full command set	Only the Erase All Blocks and Read 1s All Blocks commands.

#### 30.4.13.2 Changing the Security State

The security state out of reset can be permanently changed by programming the security byte of the flash configuration field. This assumes that you are starting from a mode where the necessary program flash erase and program commands are available and that the region of the program flash containing the flash configuration field is unprotected. If the flash security byte is successfully programmed, its new value takes affect after the next MCU reset.

### 30.4.13.2.1 Unsecuring the MCU Using Backdoor Key Access

The MCU can be unsecured by using the backdoor key access feature which requires knowledge of the contents of the 8-byte backdoor key value stored in the Flash Configuration Field (see [Flash configuration field description](#)). If the FSEC[KEYEN] bits are in the enabled state, the Verify Backdoor Access Key command (see [Verify Backdoor Access Key command](#)) can be run which allows the user to present prospective keys for comparison to the stored keys. If the keys match, the FSEC[SEC] bits are changed to unsecure the MCU. The entire 8-byte key cannot be all 0s or all 1s, i.e. 0x0000\_0000\_0000\_0000 and 0xFFFF\_FFFF\_FFFF\_FFFF are not accepted by the Verify Backdoor Access Key command as valid comparison values. While the Verify Backdoor Access Key command is active, program flash memory is not available for read access and returns invalid data.

The user code stored in the program flash memory must have a method of receiving the backdoor keys from an external stimulus. This external stimulus would typically be through one of the on-chip serial ports.

If the KEYEN bits are in the enabled state, the MCU can be unsecured by the backdoor key access sequence described below:

1. Follow the command sequence for the Verify Backdoor Access Key command as explained in [Verify Backdoor Access Key command](#)
2. If the Verify Backdoor Access Key command is successful, the MCU is unsecured and the FSEC[SEC] bits are forced to the unsecure state

An illegal key provided to the Verify Backdoor Access Key command prohibits future use of the Verify Backdoor Access Key command. A reset of the MCU is the only method to re-enable the Verify Backdoor Access Key command when a comparison fails.

After the backdoor keys have been correctly matched, the MCU is unsecured by changing the FSEC[SEC] bits. A successful execution of the Verify Backdoor Access Key command changes the security in the FSEC register only. It does not alter the security byte or the keys stored in the Flash Configuration Field ([Flash configuration field description](#)). After the next reset of the MCU, the security state of the FTFE module reverts back to the Flash security byte in the Flash Configuration Field. The Verify Backdoor Access Key command sequence has no effect on the program and erase protections defined in the program flash protection registers.

If the backdoor keys successfully match, the unsecured MCU has full control of the contents of the Flash Configuration Field. The MCU may erase the sector containing the Flash Configuration Field and reprogram the flash security byte to the unsecure state and change the backdoor keys to any desired value.

### 30.4.14 Reset Sequence

On each system reset the FTFE module executes a sequence which establishes initial values for the flash block configuration parameters, FPROT, FDPROT, FEPROT, FOPT, and FSEC registers and the FCNFG[SWAP, PFLSH, RAMRDY, EEERDY] bits.

CCIF is cleared throughout the reset sequence. The FTFE module holds off all CPU access for a portion of the reset sequence. Flash reads are possible when the hold is removed. Completion of the reset sequence is marked by setting CCIF which enables flash user commands.

If a reset occurs while any FTFE command is in progress, that command is immediately aborted. The state of the word being programmed or the sector/block being erased is not guaranteed. Commands and operations do not automatically resume after exiting reset.

# Chapter 31

## EzPort

### 31.1 Overview


#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

EzPort is a serial flash programming interface that allows In-System Programming (ISP) of flash memory contents on a 32 bit general purpose micro-controller. Memory contents can be read, erased and programmed from off-chip in a compatible format to many stand-alone flash memory chips, without necessitating the removal of the micro-controller from the system.

#### 31.1.1 Introduction

The block diagram of the EzPort is as following.



**Figure 31-1. EzPort Block Diagram**

### 31.1.2 Features

The EzPort includes the following features:

- Serial interface that is compatible with a subset of the SPI format.
- Able to read, erase and program flash memory.
- Able to reset the micro-controller, allowing it to boot from the flash memory after the memory has been configured.

### 31.1.3 Modes of Operation

The EzPort can operate in one of two different modes, enabled or disabled.

- Enabled — When enabled, the EzPort steals access to the flash memory, preventing access from other cores or peripherals. The rest of the microcontroller is disabled to avoid conflicts. The flash is configured for NVM Special Mode.
- Disabled — When the EzPort is disabled, the rest of the micro-controller can access flash memory as normal.

The EzPort provides a simple interface to connect an external device to the flash memory on board a 32 bit micro-controller. The interface itself is compatible with the SPI interface (with the EzPort operating as a slave) running in either of the two following modes with data transmitted most significant bit first:

- CPOL = 0, CPHA = 0
- CPOL = 1, CPHA = 1

Commands are issued by the external device to erase, program or read the contents of the flash memory. The serial data out from the EzPort is tri-stated unless data is being driven, allowing the signal to be shared among several different EzPort (or compatible) devices in parallel, provided they have different chip selects.

## 31.2 External Signal Description

The following table contains a list of EzPort external signals, and the following sections explain them in detail.

**Table 31-1. EzPort External Signal Descriptions**

Name	Description	I/O
EZP_CK	EzPort Clock	Input
EZP_CS	EzPort Chip Select	Input
EZP_D	EzPort Serial Data In	Input
EZP_Q	EzPort Serial Data Out	Output

### 31.2.1 EzPort Clock (EZP\_CK)

Serial clock for data transfers. The serial data in (EZP\_D) and chip select ( $\overline{\text{EZP\_CS}}$ ) are registered on the rising edge of EZP\_CK while serial data out (EZP\_Q) is driven on the falling edge of EZP\_CK.

The maximum frequency of the EzPort clock is half the system clock frequency for all commands except when executing the Read Data or Read FlexRAM commands. When executing these commands, the EzPort clock has a maximum frequency of one-eighth the system clock frequency.

### 31.2.2 EzPort Chip Select ( $\overline{\text{EZP\_CS}}$ )

Chip select for signalling the start and end of serial transfers. If  $\overline{\text{EZP\_CS}}$  is asserted during and when the micro-controller's reset out signal is negated, then EzPort is enabled out of reset; otherwise it is disabled. After EzPort is enabled, asserting  $\overline{\text{EZP\_CS}}$  commences a serial data transfer, which continues until  $\overline{\text{EZP\_CS}}$  is negated again. The negation of  $\overline{\text{EZP\_CS}}$  indicates the current command is finished and resets the EzPort state machine so that it is ready to receive the next command.

### 31.2.3 EzPort Serial Data In (EZP\_D)

Serial data in for data transfers. EZP\_D is registered on the rising edge of EZP\_CK. All commands, addresses, and data are shifted in most significant bit first. When the EzPort is driving output data on EZP\_Q, the data shifted in EZP\_D is ignored.

### 31.2.4 EzPort Serial Data Out (EZP\_Q)

Serial data out for data transfers. EZP\_Q is driven on the falling edge of EZP\_CK. It is tri-stated unless  $\overline{\text{EZP\_CS}}$  is asserted and the EzPort is driving data out. All data is shifted out most significant bit first.

## 31.3 Command definition

The EzPort receives commands from an external device and translates the commands into flash memory accesses. The following table lists the supported commands.

**Table 31-2. EzPort commands**

Command	Description	Code	Address Bytes	Data Bytes	Accepted when secure?
WREN	Write Enable	0x06	0	0	Yes
WRDI	Write Disable	0x04	0	0	Yes
RDSR	Read Status Register	0x05	0	1	Yes
READ	Flash Read Data	0x03	3 <sup>1</sup>	1+	No
FAST_READ	Flash Read Data at High Speed	0x0B	3 <sup>1</sup>	1+ <sup>2</sup>	No
SP	Flash Section Program	0x02	3 <sup>3</sup>	8 - SECTION <sup>4</sup>	No
SE	Flash Sector Erase	0xD8	3 <sup>3</sup>	0	No
BE	Flash Bulk Erase	0xC7	0	0	Yes <sup>5</sup>

*Table continues on the next page...*

**Table 31-2. EzPort commands (continued)**

Command	Description	Code	Address Bytes	Data Bytes	Accepted when secure?
RESET	Reset Chip	0xB9	0	0	Yes
WRFCCOB	Write FCCOB Registers	0xBA	0	12	Yes <sup>6</sup>
FAST_RDFCCOB	Read FCCOB registers at high speed	0xBB	0	1 - 12 <sup>2</sup>	No
WRFLEXRAM	Write FlexRAM	0xBC	3 <sup>1</sup>	4	No
RDFLEXRAM	Read FlexRAM	0xBD	3 <sup>1</sup>	1+	No
FAST_RDFLEXRAM	Read FlexRAM at high speed	0xBE	3 <sup>1</sup>	1+ <sup>2</sup>	No

1. Address must be 32-bit aligned (two LSBs must be zero).
2. One byte of dummy data must be shifted in before valid data is shifted out.
3. Address must be 64-bit aligned (three LSBs must be zero).
4. A section is defined as the smaller of either half the size of FlexRAM or the flash sector size. Total number of data bytes programmed must be a multiple of 8.
5. Bulk Erase is accepted when security is set and only when the BEDIS status field is not set.
6. The flash will be in NVM Special mode, restricting the type of commands that can be executed through WRITE\_FCCOB when security is enabled.

### 31.3.1 Command Descriptions

This section describes the module commands.

#### 31.3.1.1 Write Enable

The Write Enable command (WREN) sets the write enable register bit in the EzPort status register. The write enable bit must be set for a write command (SP, SE, BE, WRFCCOB or WRFLEXRAM) to be accepted. The write enable register bit clears on reset, on a Write Disable command, and at the completion of write command. This command should not be used if a write is already in progress.

#### 31.3.1.2 Write Disable

The Write Disable command (WRDI) clears the write enable register bit in the status register. This command should not be used if a write is already in progress.

#### 31.3.1.3 Read Status Register

The Read Status Register command (RDSR) returns the contents of the EzPort status register.

**Table 31-3. EzPort Status Register**

	7	6	5	4	3	2	1	0
R	FS	WEF			FLEXRAM	BEDIS	WEN	WIP
W								
Reset:	0/1 <sup>1</sup>	0	0	0	0/1 <sup>2</sup>	0/1 <sup>3</sup>	0	1 <sup>4</sup>

1. Reset value reflects the status of flash security out of reset.
2. Reset value reflects FlexNVM flash partitioning. If FlexNVM flash has been partitioned for EEPROM, this bit is set immediately after reset. Note that FLEXRAM is cleared after the EzPort initialization sequence completes, as indicated by clearing of WIP.
3. Reset value reflects if bulk erase is enabled or disabled out of reset
4. Initial value of WIP is 1, but the value clears to 0 after EzPort initialization is complete

**Table 31-4. EzPort Status Register Field Descriptions**

Field	Description
0 WIP	Write in progress.  Status flag that sets after a write command (SP, SE, BE, WRFFCOB, or WRFLEXRAM) is accepted and clears once the flash memory has completed all operations associated with that command as indicated by the Command Complete Interrupt Flag (CCIF) inside the Flash. Also asserted on reset and clears when EzPort initialization is complete. Only the Read Status Register (RDSR) command is accepted while a write is in progress.  0 = Write is not in progress. Accept any command. 1 = Write is in progress. Only accept RDSR command.
1 WEN	Write enable  Control bit that must be set before a write command (SP, SE, BE, WRFFCOB, or WRFLEXRAM) is accepted. Is set by the Write Enable (WREN) command and cleared by reset or a Write Disable (WRDI) command. It also clears when the flash memory has completed all operations associated with the command.  0 = Disables the following write command. 1 = Enables the following write command.
2 BEDIS	Bulk erase disable  Status flag which indicates if bulk erase (BE) is disabled when Flash is secure.  0 = Bulk Erase is enabled. 1 = Bulk Erase is disabled if the FS bit is also set. Attempts to issue a BE command will result in the WEF flag being set.
3 FLEXRAM	For devices with FlexRAM: FlexRAM mode  Status flag that indicates the current mode of the FlexRAM. Only valid when the WIP bit is cleared.  0 = FlexRAM is in RAM mode. RD/WRFLEXRAM command can be used to read/write data in FlexRAM. 1 = FlexRAM is in EEPROM mode. SP command is not accepted. RD/WRFLEXRAM command can be used to read/write data in the FlexRAM.

Table continues on the next page...

**Table 31-4. EzPort Status Register Field Descriptions (continued)**

Field	Description
6 WEF	<p>Write error flag</p> <p>Status flag that indicates if there has been an error while executing a write command (SP, SE, BE, WRFCCOB, or WRFLEXRAM). The WEF flag will set if either the Flash Access Error Flag (ACCERR) or the Flash Protection Violation Flag (FPVIOL) or the Memory Controller Command Completion Status Flag (MGSTAT0) inside the flash memory is set at the completion of the write command. See the flash memory chapter for further description of these flags and their sources. The WEF flag clears after a Read Status Register (RDSR) command.</p> <p>0 = No error on previous write command. 1 = Error on previous write command.</p>
7 FS	<p>Flash security</p> <p>Status flag that indicates if the flash is secure. See <a href="#">Table 31-2</a> for the list of commands which will be accepted when flash is secure. Flash security can be disabled by performing a Bulk Erase (BE) command.</p> <p>0 = Flash is not secure 1 = Flash is secure.</p>

### 31.3.1.4 Read Data

The Read Data (READ) command returns data from the flash memory or FlexNVM, depending on the initial address specified in the command word. The initial address must be 32-bit aligned (the two LSBs must be zero).

Data continues being returned for as long as the EzPort chip select ( $\overline{\text{EzP\_CS}}$ ) is asserted, with the address automatically incrementing. In this way, the entire contents of flash can be returned by one command. Attempts to read from an address which does not fall within the valid address range (see [Flash memory map for EzPort access](#)) for the flash memory regions returns junk data.

For this command to return the correct data, the EzPort clock (EzP\_CK) must run at the internal system clock divided by eight or slower. This command is not accepted if the WEF, WIP, or FS bit in the EzPort status register is set.

### 31.3.1.5 Read Data at High Speed

The Read Data at High Speed command (FAST\_READ) is identical to the READ command, except for the inclusion of a dummy byte following the address bytes and before the first data byte is returned.

This command can be run with an EzPort clock (EzP\_CK) frequency of half the internal system clock frequency of the micro-controller or slower. This command is not accepted if the WEF, WIP, or FS bit in the EzPort status register is set.

### 31.3.1.6 Section Program

The Section Program (SP) command programs up to one section of flash memory which has previously been erased. A section is defined as the smaller of the flash sector size or half the size of the FlexRAM/Programming Acceleration RAM. The starting address of the memory to program is sent after the command word and must be a 64-bit aligned address (the three LSBs must be zero).

As data is shifted in, the EzPort buffers the data in FlexRAM/Programming Acceleration RAM before executing a 'Program Section' command within the flash (see Flash Block Guide for more detail). For this reason, the number of bytes to program must be a multiple of 8 and up to one flash section can be programmed at a time.

Attempts to program more than one section, across a sector boundary or from an initial address which does not fall within the valid address range (see [Flash memory map for EzPort access](#)) for the flash causes the WEF flag to set.

For devices with FlexRAM: This command requires the FlexRAM to be configured for traditional RAM operation. By default, after entering EzPort mode, the FlexRAM is configured for traditional RAM operation. If the user reconfigures FlexRAM for EEPROM operation (see Flash Memory chapter for details on how FlexRAM function is modified), then the user should use the WRFCCOB command to configure FlexRAM back to traditional RAM operation before issuing a SP command.

This command is not accepted if the WEF, WIP, FLEXRAM, or FS bit is set or if the WEN bit is not set in the EzPort status register.

### 31.3.1.7 Sector Erase

The Sector Erase (SE) command erases the contents of one sector of flash memory. The three byte address sent after the command byte can be any address within the sector to erase, but must be a 64-bit aligned address (the three LSBs must be zero). Attempts to erase from an initial address which does not fall within the valid address range (see [Flash memory map for EzPort access](#)) for the flash results in the WEF flag being set.

This command is not accepted if the WEF, WIP or FS bit is set or if the WEN bit is not set in the EzPort status register.

### 31.3.1.8 Bulk Erase

The Bulk Erase (BE) command erases the entire contents of flash memory, ignoring any protected sectors or flash security. Flash security is disabled upon successful completion of the BE command.

Attempts to issue a BE command while the BEDIS and FS bits are set results in the WEF flag being set in the EzPort status register. Also, this command is not accepted if the WEF or WIP bit is set or if the WEN bit is not set in the EzPort status register.

### 31.3.1.9 EzPort Reset Chip

The Reset Chip (RESET) command forces the chip into the reset state. If the EzPort chip select ( $\overline{\text{EZP\_CS}}$ ) pin is asserted at the end of the reset period then EzPort is enabled; otherwise, it is disabled. This command allows the chip to boot up from flash memory after it has been programmed by an external source.

This command is not accepted if the WIP bit is set in the EzPort status register.

### 31.3.1.10 Write FCCOB Registers

The Write FCCOB Registers (WRFCCOB) command allows the user to write to the flash common command object registers and execute any command allowed by the flash.

#### NOTE

The flash is configured in NVM special mode, restricting which commands can be executed by the flash when security is enabled.

After receiving 12 bytes of data, EzPort writes the data to the FCCOB 0-B registers in the flash and then automatically launches the command within the flash. If greater or less than 12 bytes of data is received, this command has unexpected results and may result in the WEF flag being set.

This command is not accepted if the WEF or WIP bit is set or if the WEN bit is not set in the EzPort status register.

### 31.3.1.11 Read FCCOB Registers at High Speed

The Read FCCOB Registers at High Speed (FAST\_RDFCCOB) command allows the user to read the contents of the flash common command object registers. After receiving the command, EzPort waits for one dummy byte of data before returning FCCOB register data starting at FCCOB 0 and ending with FCCOB B.

This command can be run with an EzPort clock (EZP\_CK) frequency half the internal system clock frequency of the microcontroller or slower. Attempts to read greater than 12 bytes of data returns unknown data. This command is not accepted if the WEF, WIP, or FS fields in the EzPort status register are 1.

### 31.3.1.12 Write FlexRAM

This command is only applicable for devices with FlexRAM.

The Write FlexRAM (WRFLEXRAM) command allows the user to write four bytes of data to the FlexRAM. If the FlexRAM is configured for EEPROM operation, the WRFLEXRAM command can effectively be used to create data records in the EEPROM flash memory.

By default, after entering EzPort mode, the FlexRAM is configured for traditional RAM operation and functions as direct RAM. The user can alter the FlexRAM configuration by using WRFCCOB to execute a Set FlexRAM or Program Partition command within the flash.

The address of the FlexRAM location to be written is sent after the command word and must be a 32-bit aligned address (the two LSBs must be zero). Attempts to write an address which does not fall within the valid address range for the FlexRAM results in the value of the WEF flag being 1. See [Flash memory map for EzPort access](#) for more information.

After receiving four bytes of data, EzPort writes the data to the FlexRAM. If greater or less than four bytes of data is received, this command has unexpected results and may result in the value of the WEF flag being 1.

This command is not accepted if the WEF, WIP or FS fields are 1 or if the WEN field is 0 in the EzPort status register.

### 31.3.1.13 Read FlexRAM

This command is only applicable for devices with FlexRAM.

The Read FlexRAM (RDFLEXRAM) command returns data from the FlexRAM. If the FlexRAM is configured for EEPROM operation, the RDFLEXRAM command can effectively be used to read data from EEPROM flash memory.

Data continues being returned for as long as the EzPort chip select ( $\overline{\text{EzP\_CS}}$ ) is asserted, with the address automatically incrementing. In this way, the entire contents of FlexRAM can be returned by one command.

The initial address must be 32-bit aligned (the two LSBs must be zero). Attempts to read from an address which does not fall within the valid address range for the FlexRAM returns unknown data. See [Flash memory map for EzPort access](#) for more information.

For this command to return the correct data, the EzPort clock (EzP\_CK) must run at the internal system clock divided by eight or slower. This command is not accepted if the WEF, WIP, or FS fields in the EzPort status register are set.

### 31.3.1.14 Read FlexRAM at High Speed

This command is only applicable for devices with FlexRAM.

The Read FlexRAM at High Speed (FAST\_RDFLEXRAM) command is identical to the RDFLEXRAM command, except for the inclusion of a dummy byte following the address bytes and before the first data byte is returned.

This command can be run with an EzPort clock (EzP\_CK) frequency up to and including half the internal system clock frequency of the microcontroller. This command is not accepted if the WEF, WIP, or FS fields in the EzPort status register are set.

## 31.4 Flash memory map for EzPort access

The following table shows the flash memory map for access through EzPort.

### NOTE

The flash block address map for access through EzPort may not conform to the system memory map. Changes are made to allow the EzPort address width to remain 24 bits.

**Table 31-5. Flash Memory Map for EzPort Access**

Valid start address	Size	Flash block	Valid commands
0x0000_0000	See device's chip configuration details	Flash	READ, FAST_READ, SP, SE, BE

*Table continues on the next page...*

**Table 31-5. Flash Memory Map for EzPort Access (continued)**

Valid start address	Size	Flash block	Valid commands
0x0080_0000	See device's chip configuration details	FlexNVM	READ, FAST_READ, SP, SE, BE
0x0000_0000	See device's chip configuration details	FlexRAM	RDFLEXRAM, FAST_RDFLEXRAM, WRFLEXRAM, BE

# Chapter 32

## NAND Flash Controller (NFC)

### 32.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The NAND flash controller (NFC) interfaces to standard NAND flash memory devices. It is composed of various control logic units and a 9 KB SRAM buffer. The NFC provides a glueless interface to 8- and 16-bit NAND flash devices with page sizes of 512 bytes, 2 KB, 4 KB, and 8 KB.

Throughout this chapter the following terms are used:

- Block — (specified by device) smallest erasable unit in a NAND device, consisting of multiple pages
- Page — (specified by device) unit of flash data containing main and spare areas
- Main area of a page — stores data
- Spare area of a page — stores ECC and other software information
- Sector — an elementary transfer unit
  - For devices with pages of 2KB and smaller, this is the same size of the page
  - For devices with pages larger than 2KB, the pages are split into multiple virtual pages. In this case, the sector size is the size of the virtual page
- Virtual page — is the physical page size divided by the splitting factor, `NFC_CFG[PAGECNT]`

- ECC — error-correcting code
- BCH (Bose Chaudhuri Hocquenghem) — cyclic error-correcting code that corrects multi-bit errors

### 32.1.1 Block Diagram

The following is a block diagram of the NAND flash controller.




Figure 32-1. NAND Flash Controller Block Diagram

### 32.1.2 Features

The NAND flash controller includes the following features:

- 8- and 16-bit NAND flash interface

- 9 KB RAM buffer
  - Memory-mapped registers and SRAM buffer
- Supports all NAND flash products regardless of density/organization
- Supports flash device commands, such as page read, page program, reset, block erase, read status, read ID, copy-back, multiplane read/program, interleaved read/program, random input/output, read in EDO mode.
- Integrated DMA engine
  - Two configurable DMA channels
    - Use DMA channel 1 only to read/write a page for main and spare area of a page
    - Use DMA channel 1 to read/write the main area of a page, and DMA channel 2 for the spare area
- ECC mode
  - In ECC mode, NFC supports 4/6/8/12/16/24/32-bit error correction.
  - ECC mode can be bypassed.

## 32.2 External Signal Description

The signals shown in the next table are used to control NAND flash device.

**Table 32-1. NFC Signal Properties**

Name	Function	I/O	Reset
NFC_ALE	Flash address latch enable	O	1
$\overline{\text{NFC\_CE}}$	Flash chip enable	O	1
NFC_CLE	Flash command latch enable	O	1
NFC_R/B	Flash ready/busy	I	Pull up <sup>1</sup>
$\overline{\text{NFC\_RE}}$	Flash read enable	O	1
$\overline{\text{NFC\_WE}}$	Flash write enable	O	1
NFC_IO[15:0]	Flash data bus	I/O	—

1. Need to configure both PE and PS bit to 1'b1 of pin control register PORTC\_PCR18 to make NFC\_R/B pull up, when PTC18 is configured to MUX=6 (NFC\_R/B).

## 32.3 Memory Map/Register Definition


This section defines the NAND flash controller's registers.

NFC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400A_BF00	Flash command 1 (NFC_CMD1)	32	R/W	30FF_0000h	<a href="#">32.3.1/847</a>
400A_BF04	Flash command 2 (NFC_CMD2)	32	R/W	007E_E000h	<a href="#">32.3.2/847</a>
400A_BF08	Column address (NFC_CAR)	32	R/W	0000_0000h	<a href="#">32.3.3/848</a>
400A_BF0C	Row address (NFC_RAR)	32	R/W	1100_0000h	<a href="#">32.3.4/849</a>
400A_BF10	Flash command repeat (NFC_RPT)	32	R/W	0000_0000h	<a href="#">32.3.5/850</a>
400A_BF14	Row address increment (NFC_RAI)	32	R/W	0000_0001h	<a href="#">32.3.6/850</a>
400A_BF18	Flash status 1 (NFC_SR1)	32	R	0000_0000h	<a href="#">32.3.7/851</a>
400A_BF1C	Flash status 2 (NFC_SR2)	32	R	0000_0000h	<a href="#">32.3.8/851</a>
400A_BF20	DMA channel 1 address (NFC_DMA1)	32	R/W	0000_0000h	<a href="#">32.3.9/852</a>
400A_BF24	DMA configuration (NFC_DMACFG)	32	R/W	0000_0000h	<a href="#">32.3.10/852</a>
400A_BF28	Cach swap (NFC_SWAP)	32	R/W	0FFE_0FFEh	<a href="#">32.3.11/853</a>
400A_BF2C	Sector size (NFC_SECSZ)	32	R/W	0000_0420h	<a href="#">32.3.12/854</a>
400A_BF30	Flash configuration (NFC_CFG)	32	R/W	000E_A631h	<a href="#">32.3.13/854</a>
400A_BF34	DMA channel 2 address (NFC_DMA2)	32	R/W	0000_0000h	<a href="#">32.3.14/856</a>
400A_BF38	Interrupt status (NFC_ISR)	32	R/W	6000_0000h	<a href="#">32.3.15/856</a>

### 32.3.1 Flash command 1 (NFC\_CMD1)

Address: NFC\_CMD1 is 400A\_8000h base + 3F00h offset = 400A\_BF00h




#### NFC\_CMD1 field descriptions

Field	Description
31–24 BYTE2	Second command byte that may be sent to the flash device
23–16 BYTE3	Third command byte that may be sent to the flash device
15–0 Reserved	This read-only field is reserved and always has the value zero.

### 32.3.2 Flash command 2 (NFC\_CMD2)

Address: NFC\_CMD2 is 400A\_8000h base + 3F04h offset = 400A\_BF04h



#### NFC\_CMD2 field descriptions

Field	Description
31–24 BYTE1	First command byte that may be sent to the flash device
23–8 CODE	User-defined flash operation sequencer


Table continues on the next page...

**NFC\_CMD2 field descriptions (continued)**

Field	Description
	<p>Each bit indicates a certain action. If the bit is set, the corresponding action is executed after writing 1 to START. The following are some configuration examples (other sequences are possible):</p> <p>0111_1110_1110_0000 Read data (BYTE1, 5x Address, BYTE2, R/ <math>\bar{B}</math> , read data)                      1111_1111_1101_1000 Write page (DMA,BYTE1, 5x Address, write data, BYTE2, R/ <math>\bar{B}</math> , BYTE3, read status)                      0100_1110_1101_1000 Block erase (BYTE1, 3x Address, BYTE2, R/ <math>\bar{B}</math> , BYTE3, read status)                      0100_1000_0000_0100 Read ID (BYTE1, 1x Address, read ID)                      0100_0000_0100_0000 Reset (BYTE1, R/ <math>\bar{B}</math> )                      0111_1110_0000_0000 CMD+address (BYTE1, 5xaddress)                      1111_1111_1100_0000 Write page burst (DMA,BYTE1,5xAddress, write data, BYTE2,R/ <math>\bar{B}</math> )</p>
7-3 Reserved	This read-only field is reserved and always has the value zero.
2-1 BUFNO	Internal buffer number used for this command
0 BUSY_START	<p>Busy indicator and start command</p> <p>This busy indicator is repeated in the NFC_ISR register.  <b>NOTE:</b> Read to this bitfield indicates BUSY whereas write indicates START.</p> <p>0 During reads, flash controller is idle and it is okay to send next command. During writes, no action.                      1 During reads, command execution is busy. During writes, start command execution.</p>

**32.3.3 Column address (NFC\_CAR)**

Address: NFC\_CAR is 400A\_8000h base + 3F08h offset = 400A\_BF08h



**NFC\_CAR field descriptions**

Field	Description
31-16 Reserved	This read-only field is reserved and always has the value zero.
15-8 BYTE2	Second byte of column address
7-0 BYTE1	First byte of column address

### 32.3.4 Row address (NFC\_RAR)

Address: NFC\_RAR is 400A\_8000h base + 3F0Ch offset = 400A\_BF0Ch


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0		CS1	CS0	0		RB1	RB0	BYTE3								BYTE2								BYTE1								
W																																	
Reset	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### NFC\_RAR field descriptions

Field	Description
31–30 Reserved	This read-only field is reserved and always has the value zero.
29 CS1	Chip select 1 enable 0 $\overline{\text{NFC\_CE1}}$ is disabled 1 $\overline{\text{NFC\_CE1}}$ is enabled
28 CS0	Chip select 0 enable 0 $\overline{\text{NFC\_CE0}}$ is disabled 1 $\overline{\text{NFC\_CE0}}$ is enabled
27–26 Reserved	This read-only field is reserved and always has the value zero.
25 RB1	Ready/busy 1 enable Determines if $\overline{\text{NFC\_R/ B 1}}$ is waited on a wait for $\overline{\text{R/ B}}$ command. If an equal number of $\overline{\text{NFC\_CE}}$ and $\overline{\text{NFC\_R/ B}}$ lines are used, the CS $n$ and RB $n$ fields must contain identical values. If only one $\overline{\text{NFC\_R/ B}}$ is used, then CS $n$ determines the true chip select, and this field is always 0. 0 $\overline{\text{NFC\_R/ B 1}}$ is disabled 1 $\overline{\text{NFC\_R/ B 1}}$ is enabled
24 RB0	Ready/busy 0 enable Determines if $\overline{\text{NFC\_R/ B 0}}$ is waited on a wait for $\overline{\text{R/ B}}$ command. If an equal number of $\overline{\text{NFC\_CE}}$ and $\overline{\text{NFC\_R/ B}}$ lines are used, the CS $n$ and RB $n$ fields must contain identical values. If only one $\overline{\text{NFC\_R/ B}}$ is used, then CS $n$ determines the true chip select, and this field is always 1. 0 $\overline{\text{NFC\_R/ B 0}}$ is disabled 1 $\overline{\text{NFC\_R/ B 0}}$ is enabled
23–16 BYTE3	Third byte of row address
15–8 BYTE2	Second byte of row address
7–0 BYTE1	First byte of row address

### 32.3.5 Flash command repeat (NFC\_RPT)

Address: NFC\_RPT is 400A\_8000h base + 3F10h offset = 400A\_BF10h



#### NFC\_RPT field descriptions


Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 COUNT	16-bit repeat count  Determines how many times NFC_CMD2[CODE] is executed. If 0 or 1, the flash command is executed once.

### 32.3.6 Row address increment (NFC\_RAI)

When auto-increment of row address is enabled (NFC\_CFG[AIAD] = 1), the row address is incremented as follows:

$$\text{new}\{\text{NFC\_RAR}[\text{BYTE3}, \text{BYTE2}, \text{BYTE1}]\} = \{\text{NFC\_RAR}[\text{BYTE3}], \text{NFC\_RAR}[\text{BYTE2}], \text{NFC\_RAR}[\text{BYTE1}]\} + \{\text{NFC\_RAI}[\text{INC3}, \text{INC2}, \text{INC1}]\}$$

Address: NFC\_RAI is 400A\_8000h base + 3F14h offset = 400A\_BF14h



#### NFC\_RAI field descriptions

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 INC3	Increment for the third byte of row address
15–8 INC2	Increment for the second byte of row address
7–0 INC1	Increment for the first byte of row address

### 32.3.7 Flash status 1 (NFC\_SR1)

Address: NFC\_SR1 is 400A\_8000h base + 3F18h offset = 400A\_BF18h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	ID1								ID2								ID3								ID4								
W	[Shaded]																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### NFC\_SR1 field descriptions

Field	Description
31–24 ID1	First byte returned by read ID command
23–16 ID2	Second byte returned by read ID command
15–8 ID3	Third byte returned by read ID command
7–0 ID4	Fourth byte returned by read ID command

### 32.3.8 Flash status 2 (NFC\_SR2)

Address: NFC\_SR2 is 400A\_8000h base + 3F1Ch offset = 400A\_BF1Ch


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	ID5								0								STATUS1																
W	[Shaded]																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### NFC\_SR2 field descriptions

Field	Description
31–24 ID5	Fifth byte returned by read ID command
23–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 STATUS1	Byte returned by read status command

### 32.3.9 DMA channel 1 address (NFC\_DMA1)

Address: NFC\_DMA1 is 400A\_8000h base + 3F20h offset = 400A\_BF20h




#### NFC\_DMA1 field descriptions

Field	Description
31–0 ADDRESS	DMA channel 1 address. DMA channel 1 address, it is 8-byte aligned.

### 32.3.10 DMA configuration (NFC\_DMACFG)

Address: NFC\_DMACFG is 400A\_8000h base + 3F24h offset = 400A\_BF24h



#### NFC\_DMACFG field descriptions


Field	Description
31–20 COUNT1	Number of bytes to be transferred by DMA channel 1. It should be multiple of 8 bytes.
19–13 COUNT2	Number of bytes to be transferred by DMA channel 2. It should be multiple of 8 bytes.
12–9 OFFSET2	256-byte offset for DMA channel 2. DMA channel 2 transfer starts at this offset count x 256 bytes. For example, if OFFSET2 = 0x2, DMA channel 2 transfer starts at 0x200.
8–2 Reserved	This read-only field is reserved and always has the value zero.
1 ACT1	DMA channel 1 status 0 Inactive 1 Active, and transfers to memory when triggered
0 ACT2	DMA channel 2 status 0 Inactive 1 Active, and transfers to memory when triggered

### 32.3.11 Cach swap (NFC\_SWAP)

When DMA transfers data to/from the NFC cache (NFC SRAM buffer), or when the CPU reads or writes data to/from the NFC cache via the internal bus, all accesses that go to NFC\_SWAP[ADDR1] are directed to NFC\_SWAP[ADDR2]. Likewise, all accesses that go to NFC\_SWAP[ADDR2] are directed to NFC\_SWAP[ADDR1].

The feature allows the bad block marker in the first position of the spare area of a page. Because of the way the flash controller interleaves data and ECC bytes on flash devices with page sizes larger than 2 KB, the position of the bad block marker is shifted, and does not appear in the first position of the spare area of the page. The cache swap feature allows consistent swapping of the actual bad block line with the expected bad block line, and causes the operating system to get the bad block marker in the position where it is expected.

Address: NFC\_SWAP is 400A\_8000h base + 3F28h offset = 400A\_BF28h




#### NFC\_SWAP field descriptions

Field	Description
31–28 Reserved	This read-only field is reserved and always has the value zero.
27–17 ADDR1	Lower swap address
16–12 Reserved	This read-only field is reserved and always has the value zero.
11–1 ADDR2	Upper swap address
0 Reserved	This read-only field is reserved and always has the value zero.

### 32.3.12 Sector size (NFC\_SECSZ)

Address: NFC\_SECSZ is 400A\_8000h base + 3F2Ch offset = 400A\_BF2Ch




#### NFC\_SECSZ field descriptions

Field	Description
31–13 Reserved	This read-only field is reserved and always has the value zero.
12–0 SIZE	<p>Size in bytes of one elementary transfer unit</p> <p>For devices with pages of 2KB and smaller, this is the physical size of the page in bytes (data bytes + ECC bytes) transferred in one page. When pages are larger than 2KB, they must be split in multiple virtual pages. In this case, the sector size is the size of the virtual page. The virtual page size is the physical size divided by the splitting factor, NFC_CFG[PAGECNT].</p> <p><b>NOTE:</b> If only a part of a page to be programmed or read, SIZE can be set to the number of affected bytes, not the page size. Then, ECC and DMA (data bytes) are all performed on the number of bytes, indicated by SIZE.</p> <p><b>NOTE:</b> For 16-bit data width flash devices, only odd SIZE is supported. If SIZE is even number, the real implemented size is SIZE – 1. So, write size + 1 to this field. For example, if SIZE = 1, no data is written or read.</p> <p><b>NOTE:</b> When programming NAND memory using the ECC feature, ensure that SIZE is equal to the default value (data + ECC bytes).</p>

### 32.3.13 Flash configuration (NFC\_CFG)

Address: NFC\_CFG is 400A\_8000h base + 3F30h offset = 400A\_BF30h



## NFC\_CFG field descriptions

Field	Description
31 STOPWERR	0 No stop on write error 1 Auto-sequencer stops on a write error
30–22 ECCAD[11:3]	Byte address in SRAM where ECC status is written.
21 ECCSRAM	0 Do not write ECC status to SRAM 1 Write ECC status to SRAM
20 DMAREQ	0 Do not transfer sector after ECC done 1 After ECC done, transfer sector using DMA
19–17 ECCMODE	000 No correction, ECC bypass 001 4-error correction (8 ECC bytes) 010 6-error correction (12 ECC bytes) 011 8-error correction (15 ECC bytes) 100 12-error correction (23 ECC bytes) 101 16-error correction (30 ECC bytes) 110 24-error correction (45 ECC bytes) 111 32-error correction (60 ECC bytes)
16 FAST	See the "Fast Flash Configuration for EDO" section for more details.  0 Slow flash timing. Clock in read data on rising edge of read strobe 1 Fast flash timing. Clock in read data a half clock later than rising edge of read strobe
15–13 IDCNT	Number of bytes that are read for the read id command.
12–8 TIMEOUT	The number of flash_clk cycles from NFC_WE high to either: <ul style="list-style-type: none"> <li>• NAND flash busy (<math>t_{WB}</math>), or</li> <li>• NFC_RE low (<math>t_{WHR}</math>)</li> </ul> <p>After the last command is issued to flash, before sampling <math>NFC\_R/\bar{B}</math>, the NFC must wait <math>t_{WB}</math> clocks. After <math>t_{WB}</math> clocks:</p> <ul style="list-style-type: none"> <li>• if <math>NFC\_R/\bar{B}</math> is sampled as high, the NFC considers the command to be a timeout, and the flash memory is idle. The NFC can issue new commands to the flash memory.</li> <li>• if <math>NFC\_R/\bar{B}</math> is sampled as low, the NAND flash memory is busy.</li> </ul> <p>When reading the status or ID from the NAND flash memory, after the last command is issued to flash, the NFC must wait for <math>t_{WHR}</math> cycles. The NFC then negates <math>NFC\_RE</math> to low to read the valid status or ID.</p> <p><b>NOTE:</b> <math>t_{WB}</math> exists in page program/read, block erase, etc. Refer to the NAND flash datasheet for details of <math>t_{WB}</math> and <math>t_{WHR}</math>.</p>
7 BITWIDTH	0 8-bit wide flash mode 1 16-bit wide flash mode
6 Reserved	This read-only field is reserved and always has the value zero.
5 AIAD	0 Do not auto-increment flash row address 1 Auto-increment flash row address
4 AIBN	0 Do not auto-increment buffer number 1 Auto-increment buffer number


Table continues on the next page...

**NFC\_CFG field descriptions (continued)**

Field	Description
3-0 PAGECNT	Number of virtual pages (in one physical flash page) to be programmed or read, etc.

**32.3.14 DMA channel 2 address (NFC\_DMA2)**

Address: NFC\_DMA2 is 400A\_8000h base + 3F34h offset = 400A\_BF34h




**NFC\_DMA2 field descriptions**

Field	Description
31-0 ADDRESS	DMA channel 2 address. DMA channel 2 address, it is 8-byte aligned.

**32.3.15 Interrupt status (NFC\_ISR)**

Address: NFC\_ISR is 400A\_8000h base + 3F38h offset = 400A\_BF38h



## NFC\_ISR field descriptions

Field	Description
31 WERR	Write error interrupt Set if an error condition is detected during a flash read status command. Sticky bit.
30 DONE	Done interrupt Set if command processing is done.
29 IDLE	Command idle interrupt Set if command done, and residue engine, ECC engine and DMA engine are idle.
28 Reserved	This read-only field is reserved and always has the value zero.
27 WERRNS	Write error status Set if an error condition was detected during the last flash read status command. Non-sticky bit.
26 CMDBUSY	Command busy Set if command execution busy, cleared otherwise.
25 RESBUSY	Residue engine busy Set if residue engine busy, cleared otherwise.
24 ECCBUSY	ECC engine busy Set if ECC engine busy, cleared otherwise.
23 DMABUSY	DMA engine busy Set if DMA engine busy, cleared otherwise.
22 WERREN	Enable bit for NFC_ISR[WERR]
21 DONEEN	Enable bit for NFC_ISR[DONE]
20 IDLEEN	Enable bit for NFC_ISR[IDLE]
19 WERRCLR	Clear bit for NFC_ISR[WERR]. Writing 1 to this bit clears NFC_ISR[WERR].
18 DONECLR	Clear bit for NFC_ISR[DONE]. Writing 1 to this bit clears NFC_ISR[DONE].
17 IDLECLR	Clear bit for NFC_ISR[IDLE]. Writing 1 to this bit clears NFC_ISR[IDLE].
16–6 Reserved	This read-only field is reserved and always has the value zero.
5–4 RESBN	Residue buffer number Buffer number corresponding with the current residue block task.
3–2 ECCBN	ECC buffer number Buffer number corresponding with the current ECC task.

*Table continues on the next page...*

## NFC\_ISR field descriptions (continued)

Field	Description
1–0 DMABN	DMA buffer number Buffer number corresponding with the current DMA task.

## 32.4 Functional Description

The NFC executes commands on a single or bank of external NAND flash chips. The NFC supports commands such as read, program, reset, erase, status read, read ID.

The NFC block contains a DMA engine and built-in ECC logic. For each read or write, the NFC performs ECC calculations on-the-fly. Two DMA channels are organized for each read or write: one for the main area, and one for the spare area. It is possible to disable the second DMA channel, and transfer main and spare data with only the first DMA channel.

Page size supported is 512, 2K, 4K and 8K bytes. There are 8 different ECC settings provided: 0, 4, 6, 8, 12, 16, 24 and 32 bits errors. They use 0, 8, 12, 15, 23, 30, 45 and 60 ECC bytes. The ECC works on page sizes of 512+spares bytes, 1K+spares bytes, 2K+spares bytes. The ECC algorithm used is a BCH code.

The error corrector can write ECC status to the spare area, since the read is pipelined. This means, while the current page is transferred from flash to buffer, the previous page is ECC corrected, and the page before that is transferred using DMA. Because of the pipelining, it is difficult to inform the CPU in the foreground of ECC errors. To solve this, ECC status is written to the auxiliary area of the sector, and transferred to memory. See [Error Corrector Status](#) for more information. It's up to the CPU to inspect the ECC result in memory, and act appropriately.

As described, reads are pipelined. However, writes are flow-through; no advance operations are done during a write. If there is a problem found during a write, the command sequence may be interrupted, and the CPU is informed.

Each page read, page write, page erase, read ID, or read status command sequence needs CPU attention only once. The CPU needs to prepare the DMA to point to the data, write correct values to all registers, and start the command. After command completion, the NFC block may interrupt the CPU.

The block allows command repeat, which is useful for write, read and erase, and allows processing multiple pages with just one command given by the CPU. No bank interleaving is supported during command repeat.

### 32.4.1 NFC Buffer Memory Space

The next figure shows the organization of the buffer memory space in the NFC. The memory's size is  $1152 \times 64$  bit, and is separated into four buffers, each with incontinuous physical address. For example, buffer 0's physical address is  $(0x000 + 0x20 \times i) - (0x007 + 0x20 \times i)$ .

However, when the CPU writes or reads a buffer in non-boot mode, the CPU address is continuous, since there's an address transition inside NFC:  $\text{sram\_physical\_addr}[13:3] = \{\text{cpu\_addr}[11:3], \text{cpu\_addr}[13:12]\}$

So, in non-boot mode, the address ranges are:

- Buffer 0: 0x0000 – 0x08FF
- Buffer 1: 0x1000 – 0x18FF
- Buffer 2: 0x2000 – 0x28FF
- Buffer 3: 0x3000 – 0x38FF




Figure 32-17. NFC Buffer Memory Space

### 32.4.2 Error Corrector Status

The ECC engine determines if a page is correctable. If correctable, it corrects error bits, and indicates error number. Otherwise, CORFAIL bit is asserted as shown in the next table. For a bad block management strategy to work, it may be necessary for the processor to obtain this information.

The error corrector writes the status word to a byte location to the SRAM buffer, defined by NFC\_CFG[ECCAD[11:3]]. It is selectable if the status is written or not with NFC\_CFG[ECCSRAM]. If the status is written to the SRAM buffer, it becomes effectively part of the flash data, and is processed like the flash data. Most likely, the status byte is written to memory as part of the page header. Once in memory, the ECC status is visible to the CPU, while CPU parses the rest of the flash header. No interrupt on

error or status is available because this increases the interrupt load on the CPU. (The interrupt would be independent of the command done interrupt.) It is not possible to stop reading when ECC failed.

The organization of the status byte is shown here.

**Table 32-18. ECC Status Word**

Field	Definition
7	0 Page has been successfully corrected
CORFAIL	1 Page is uncorrectable
5-0	Number of errors that have been corrected in this page
ERROR_COUNT	

### NOTE

The address of the ECC status byte=ECCAD[11:3]+7.

## 32.4.3 NFC Basic Commands


NFC basic commands include Page Read, Page Program, Block Erase, Read ID, and Reset.

### 32.4.3.1 Page Read


This command reads pages from the NAND flash. This figure shows the general flowchart of a read operation.

## Functional Description

### Register Config



### NFC Actions



Note:

<sup>1</sup> COL\_ADDR2, NFC\_RAR[BYTE3], and NFC\_CMD1[BYTE2] (bold) are not necessary for some flash devices. See their data sheets for detail. For example:

If the flash only has one column address, then NFC\_CMD2[CODE] = 0110\_1110\_1110\_0000;

If the flash only has two row addresses, then NFC\_CMD2[CODE] = 0111\_1100\_1110\_0000;

If flash does not need the second command 0x30 for read, then NFC\_CMD2[CODE] = 0110\_1110\_0110\_0000.

**Figure 32-18. Flow Chart of Read Operation**

The next figure shows a particular case: one page is split into 8 virtual pages (see [Organization of the Data in the NAND Flash](#)), and DMA is not used. The SRAM buffer can hold data for four (virtual) pages at most. The CPU must transfer data out of the SRAM buffer after the first four virtual pages are read from flash. Otherwise, the next four virtual pages data overwrite the buffer. So, the read operation has following steps:

- Configure registers as shown in the preceding figure. NFC\_CFG[PAGECNT] = 4, start commands, wait for NFC\_ISR[DONE]
- CPU reads data from buffer, set NFC\_CMD2[CODE] = 0x20 (only enable read data)
- Start commands to read out the next 4 virtual pages, wait for NFC\_ISR[DONE]

If DMA is used to transfer data from SRAM buffer to memory instead of CPU, the flow in the preceding figure is used: set `NFC_CFG[PAGECNT] = 8`, set `NFC_CFG[DMAREQ] = 1`, configure DMA registers, start commands. A pipeline ([Functional Description](#)) controls the read operation.




Figure 32-19. Flow Chart of Read Operation, `NFC_CFG[PAGECNT] = 8`, No DMA

### Note


See footnote in [Figure 32-18](#).

### 32.4.3.2 Page Program


This command programs pages to the NAND flash. The next figure is the general flow of page program operation.

## Functional Description

### Register config



### NFC actions



**Figure 32-20. Flow Chart of Page Program Operation**


### Note

COL\_ADDR2 and NFC\_RAR[BYTE3] (bold) are not necessary for some flash devices. See their data sheets for detail. See the footnote of [Figure 32-18](#).

The next figure shows the particular case which is similar to [Figure 32-19](#). The CPU writes at most four virtual pages of data into the buffer before the first start command. Set NFC\_CFG[PAGECNT] to 4 and set NFC\_CMD2[CODE] twice:

- First, set it to 0x7F00 (0111\_1111\_0000\_0000). The NFC issues NFC\_CMD2[BYTE1], address cycles, four virtual pages data to flash. After NFC\_ISR[DONE] is set, the CPU can write the next four virtual pages data into the SRAM buffer.
- Second, set CODE to 0x01C0 (0000\_0001\_1100\_0000). The NFC sends the next four virtual pages of data to flash, issues NFC\_CMD1[BYTE2], waits for R/ $\bar{B}$  handshake, and waits for NFC\_ISR[DONE] to set.

Like the read operation, if DMA transfers data from memory to NFC SRAM buffer (instead of the CPU), the flow in the preceding figure is used and set NFC\_CFG[PAGECNT] to 0x8.



**Figure 32-21. Flow Chart of Page Program Operation, NFC\_CFG[PAGECNT] = 8, No DMA**

### Note

If you want to read the status after the second 0x10 command, set NFC\_CMD1[BYTE3] to 0x70 and NFC\_CMD2[CODE] to 0x01D8 (0000\_0001\_1101\_1000). Then, after "Wait for the R/ $\bar{B}$  handshake", the NFC issues NFC\_CMD1[BYTE3] to flash, and reads the status. If NFC\_CFG[STOPWERR] is set and NFC\_SR2[STATUS1[0]]=1, operation stops. Otherwise, NFC\_ISR[DONE] comes out. The COL\_ADDR2 and NFC\_RAR[BYTE3] of the first NFC\_CMD2[CODE] may not be necessary. See note 1 of [Figure 32-18](#).

### 32.4.3.3 Block Erase

This command is used to erase blocks.




Figure 32-22. Flow Chart of Block Erase Operation

#### Note

NFC\_RAR[BYTE3] (bold) is not necessary for some flash devices. See their data sheets for detail.

#### Note

If NFC\_CFG[STOPWERR] is set and NFC\_SR2[STATUS1[0]]=1, operation stops.

### 32.4.3.4 Read ID

This command reads the flash ID.




Figure 32-23. Flow Chart of Read ID Operation

### 32.4.3.5 Reset

This command sends a single reset command to the flash.




Figure 32-24. Flow Chart of Reset Operation


### 32.4.4 Fast Flash Configuration for EDO

Normally, read out data goes valid after the high-to-low transition of  $\overline{RE}$ , and invalid on the low-to-high transition (as shown in the next figure)  $t_{RHOH} < t_{REH}$ . NFC sampled the read data at the negedge of flash\_clk, and because the data is invalid at that time, a latch is used here to maintain the valid data during the high period of flash\_clk, so that NFC can sample correct data.

## Functional Description


Some flash devices contain an EDO (enhanced data out) feature, where the data can be held until the next high-to-low  $\overline{RE}$  transition (see the figure after next, labeled "Read Operation, EDO type"),  $t_{RHOH} > t_{REH}$ . The read data is valid at the negedge of flash\_clk, NFC can sample data directly without latching it. To support the EDO feature, the NFC must work in fast mode (NFC\_CFG[FAST] set). The NFC clock must be configured fast enough (usually  $> 33$  MHz) according to the data sheet of flash devices.

\* Serial access Cycle after Read( $CLE=L, \overline{WE}=H, ALE=L$ )



**Figure 32-25. Read Operation**

Serial Access Cycle after Read(EDO Type,  $CLE=L, \overline{WE}=H, ALE=L$ )



**Figure 32-26. Read Operation, EDO type**

## 32.4.5 Organization of the Data in the NAND Flash

Pages on the flash can be split into multiple virtual ECC/DMA pages. The parameter that controls this is NFC\_CFG[PAGECNT]. This parameter gives the number of virtual ECC/DMA pages in one flash page.

The virtual page is split into a user (main) area and ECC (spare) area. Data in the user area can be set or used by the application, while data in the ECC area is set and used by the ECC.

The following tables give virtual-to-physical mappings for various flash devices and their recommended settings.

**Table 32-19. Virtual-to-Physical Mappings of Different Flash,**

Flash page size (main +spare) bytes	NFC_CFG [ECC MODE]	ECC bits	NFC_CFG [PAGE CNT]	Sector size (bytes)	Virtual page user size (bytes)	Mapping
512 + 16	000	0	1	528	528	VirtualPage_0[527:0] = Physical[527:0]
512 + 16	001	4	1	528	520	VirtualPage_0[519:0] = Physical[519:0]
2048 + 64	000	0	1	2112	2112	VirtualPage_0[2111:0] = Physical[2111:0]
2048 + 64	101	16	1	2112	2082	VirtualPage_0[2081:0] = Physical[2081:0]
2048 + 64	110	24	1	2112	2067	VirtualPage_0[2066:0] = Physical[2066:0]
2048 + 64	111	32	1	2112	2052	VirtualPage_0[2051:0] = Physical[2051:0]
2048 + 64	000	0	4	528	528	VirtualPage_0[527:0] = Physical[527:0] VirtualPage_1[527:0] = Physical[1055:528] VirtualPage_2[527:0] = Physical[1583:1056] VirtualPage_3[527:0] = Physical[2111:1584]
2048 + 64	001	4	4	528	520	VirtualPage_0[519:0] = Physical[519:0] VirtualPage_1[519:0] = Physical[1047:528] VirtualPage_2[519:0] = Physical[1575:1056] VirtualPage_3[519:0] = Physical[2103:1584]
4096 + 128	000	0	2	2112	2112	VirtualPage_0[2111:0] = Physical[2111:0] VirtualPage_1[2111:0] = Physical[4223:2112]
4096 + 128	101	16	2	2112	2082	VirtualPage_0[2081:0] = Physical[2081:0] VirtualPage_1[2081:0] = Physical[4193:2112]
4096 + 128	110	24	2	2112	2067	VirtualPage_0[2066:0] = Physical[2066:0] VirtualPage_1[2066:0] = Physical[4178:2112]
4096 + 128	111	32	2	2112	2052	VirtualPage_0[2051:0] = Physical[2051:0] <sup>1</sup> VirtualPage_1[2051:0] = Physical[4163:2112]

Table continues on the next page...

Table 32-19. Virtual-to-Physical Mappings of Different Flash, (continued)

Flash page size (main +spare) bytes	NFC_CFG [ECC MODE]	ECC bits	NFC_CFG [PAGE CNT]	Sector size (bytes)	Virtual page user size (bytes)	Mapping
4096 + 128	000	0	8 <sup>2</sup>	528	528	VirtualPage_0[527:0] = Physical[527:0] VirtualPage_1[527:0] = Physical[1055:528] VirtualPage_2[527:0] = Physical[1583:1056] VirtualPage_3[527:0] = Physical[2111:1584] VirtualPage_4[527:0] = Physical[2639:2112] VirtualPage_5[527:0] = Physical[3167:2640] VirtualPage_6[527:0] = Physical[3695:3168] VirtualPage_7[527:0] = Physical[4223:3696]
4096 + 128	001	4	8	528	520	VirtualPage_0[519:0] = Physical[519:0] VirtualPage_1[519:0] = Physical[1047:528] VirtualPage_2[519:0] = Physical[1575:1056] VirtualPage_3[519:0] = Physical[2103:1584] VirtualPage_4[519:0] = Physical[2631:2112] VirtualPage_5[519:0] = Physical[3159:2640] VirtualPage_6[519:0] = Physical[3687:3168] VirtualPage_7[519:0] = Physical[4215:3696]
4096 + 208	000	0	2	2152	2152	VirtualPage_0[2151:0] = Physical[2151:0] VirtualPage_1[2151:0] = Physical[4303:2152]
4096 + 208	101	16	2	2152	2122	VirtualPage_0[2121:0] = Physical[2121:0] VirtualPage_1[2121:0] = Physical[4273:2152]
4096 + 208	110	24	2	2152	2104	VirtualPage_0[2103:0] = Physical[2103:0] VirtualPage_1[2103:0] = Physical[4255:2152]
4096 + 208	111	32	2	2152	2092	VirtualPage_0[2091:0] = Physical[2091:0] VirtualPage_1[2091:0] = Physical[4243:2152]
4096 + 208	000	0	8	538	538	VirtualPage_0[537:0] = Physical[537:0] VirtualPage_1[537:0] = Physical[1075:538] VirtualPage_2[537:0] = Physical[1613:1076] VirtualPage_3[537:0] = Physical[2151:1614] VirtualPage_4[537:0] = Physical[2689:2152] VirtualPage_5[537:0] = Physical[3227:2690] VirtualPage_6[537:0] = Physical[3765:3228] VirtualPage_7[537:0] = Physical[4304:3766]

Table continues on the next page...

Table 32-19. Virtual-to-Physical Mappings of Different Flash, (continued)

Flash page size (main +spare) bytes	NFC_CFG [ECC MODE]	ECC bits	NFC_CFG [PAGE CNT]	Sector size (bytes)	Virtual page user size (bytes)	Mapping
4096 + 208	001	4	8	538	530	VirtualPage_0[529:0] = Physical[529:0] VirtualPage_1[529:0] = Physical[1067:538] VirtualPage_2[529:0] = Physical[1605:1076] VirtualPage_3[529:0] = Physical[2143:1614] VirtualPage_4[529:0] = Physical[2681:2152] VirtualPage_5[529:0] = Physical[3219:2690] VirtualPage_6[529:0] = Physical[3757:3228] VirtualPage_7[529:0] = Physical[4295:3766]
4096 + 208	010	6	8	538	526	VirtualPage_0[525:0] = Physical[525:0] VirtualPage_1[525:0] = Physical[1063:538] VirtualPage_2[525:0] = Physical[1601:1076] VirtualPage_3[525:0] = Physical[2139:1614] VirtualPage_4[525:0] = Physical[2677:2152] VirtualPage_5[525:0] = Physical[3215:2690] VirtualPage_6[525:0] = Physical[3753:3228] VirtualPage_7[525:0] = Physical[4291:3766]
4096 + 208	011	8	8	538	523	VirtualPage_0[522:0] = Physical[523:0] VirtualPage_1[522:0] = Physical[1060:538] VirtualPage_2[522:0] = Physical[1598:1076] VirtualPage_3[522:0] = Physical[2136:1614] VirtualPage_4[522:0] = Physical[2674:2152] VirtualPage_5[522:0] = Physical[3212:2690] VirtualPage_6[522:0] = Physical[3750:3228] VirtualPage_7[522:0] = Physical[4288:3766]

1. In most applications, this mode is of no use because user size is too small.
2. When 4KB page is split into eight virtual pages, if page program/read using DMA, set NFC\_CFG[PAGECNT] to 8. if not using DMA, set NFC\_CFG[PAGECNT] to 4. See [Page Read](#) and [Page Program](#) for details.

If flash devices with a physical page size of 4K or more are used, the bad block marker appears as the first byte of the spare area. But, because of the physical-to-virtual mapping, it does not appear in byte 2048 of the virtual page, where its logical place would be. The DMA engine contains the option to swap some bytes, and to make the bad block marker appear in the requested place.

**Table 32-20. Using the Swap Field to Move the Bad Block Marker**

Flash sector size (main + spare) bytes	Bad block marker (physical)	Bad block marker (virtual) Before swap	Bad block marker (expected) After swap	Swap
4096 + 128	4096	Page 1/byte 1984	Page 1/byte 2048	NFC_SWAP[ADDR1] = (1984/8) <sup>1</sup> NFC_SWAP[ADDR2] = (2048/8)
4096 + 208	4096	Page 1/byte 1944	Page 1/byte 2048	NFC_SWAP[ADDR1] = (1944/8) NFC_SWAP[ADDR2] = (2048/8)

1. Only works with a user page size of at least 2055 bytes. Does not work with ECC mode 111.

### 32.4.6 Flash Command Code Description

The 16-bit command code in NFC\_CMD2[CODE] is defined in the next table. If a bit is set, the action is executed. The command is repeated for the number of the NFC\_RPT[COUNT] value. If NFC\_RPT[COUNT] is zero or one, the command is executed once.

**Table 32-21. NFC\_CMD2[CODE] Detail**

NFC_CMD2 [CODE] bit	Action when Bit is Set
15	Start DMA transfer to read data from memory , and write to SRAM.
14	Send command byte 1 (NFC_CMD2[BYTE1]) to flash
13	Send column address 1 (NFC_CAR[BYTE1]) to flash
12	Send column address 2 (NFC_CAR[BYTE2]) to flash
11	Send row address 1 (NFC_RAR[BYTE1]) to flash
10	Send row address 2 (NFC_RAR[BYTE2]) to flash
9	Send row address 3 (NFC_RAR[BYTE3]) to flash
8	Write data to flash. Total of NFC_CFG[PAGECNT] pages is written to the flash, and equal number of starts is sent to the residue engine. Also, additional starts to the DMA engine are sent, until DMA has transferred the NFC_CFG[PAGECNT] data from memory to NFC.
7	Send command byte 2 (NFC_CMD1[BYTE2]) to flash
6	Wait for flash R/B handshake
5	Read data from flash. Read is only started if the new NFC_CMD2[BUFNO] is idle. One or more starts are sent to the residue engine, total NFC_CFG[PAGECNT] starts. <b>Note:</b> For reads, DMA is not started. Instead, to start DMA for reads, NFC_CFG[DMAREQ] must be set.
4	Send command byte 3 (NFC_CMD1[BYTE3]) to flash
3	Read flash status
2	Read ID

*Table continues on the next page...*

**Table 32-21. NFC\_CMD2[CODE] Detail (continued)**

NFC_CMD2 [CODE] bit	Action when Bit is Set
1	Always set. End-of-command marker used to signal done.
0	Reserved, must be cleared.

### 32.4.7 Interrupts

There are two interrupts to flag the end of a command execution:

1. The done interrupt, NFC\_ISR[DONE]. Use this interrupt if commands are sent back-to-back to the flash. It indicates when a new command can be dispatched. The done interrupt is given before the flash data is corrected and resident in memory, because operation of the ECC engine and DMA engine is pipelined.

When the done interrupt is tracks command completion, the software may also monitor the NFC\_ISR[ECCBUSY, DMABUSY, ECCBN, DMABN] fields.

- a. NFC\_ISR[ECCBUSY] indicates that the ECC block is still busy, and reports the buffer number the ECC block is working on in NFC\_ISR[ECCBN].
  - b. NFC\_ISR[DMABUSY] indicates that the DMA block is still busy, and reports the buffer number the DMA block is working on in NFC\_ISR[DMABN].
2. The command idle interrupt, NFC\_ISR[IDLE]. Use this interrupt if you want to use the data produced in the next process. The idle interrupt indicates all command processing has terminated, and the relevant data is now available in memory or the NFC SRAM buffer. When using back-to-back reads to the flash, use of the idle interrupt means the NFC does not operate at its maximum transfer speed, as ECC and DMA are now done in foreground.

When using the done interrupt, transfer completion for write pages can be assumed when the done interrupt is received. When done is received for read pages, the data may still be in flight in the DMA or the ECC. To check this, the CPU should remember the buffer number (NFC\_CMD2[BUFNO]) associated with the command, and wait until the DMA and ECC are either idle, or are both busy on a different buffer number. (The ECC buffer number and DMA buffer number fields do not match the BUFNO specified with command.) You can check on any done interrupt or by polling the register.



# Chapter 33

## External Bus Interface (FlexBus)

### 33.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

This chapter describes external bus data transfer operations and error conditions. It describes transfers initiated by the core processor (or any other bus master) and includes detailed timing diagrams showing the interaction of signals in supported bus operations.

#### 33.1.1 Overview

A multi-function external bus interface called the FlexBus interface controller is provided on the device with basic functionality of interfacing to slave-only devices. It can be directly connected to the following asynchronous or synchronous devices with little or no additional circuitry:

- External ROMs
- Flash memories
- Programmable logic devices
- Other simple target (slave) devices

For asynchronous devices, a simple chip-select based interface can be used.

The FlexBus interface has up to six general purpose chip-selects,  $\overline{\text{FB\_CS}}[5:0]$ . The actual number of chip selects available depends upon the device and its pin configuration.

## 33.1.2 Features

Key FlexBus features include:

- Six independent, user-programmable chip-select signals ( $\overline{\text{FB\_CS}}[5:0]$ ) that can interface with external SRAM, PROM, EPROM, EEPROM, flash, and other peripherals
- 8-, 16-, and 32-bit port sizes with configuration for multiplexed or non-multiplexed address and data buses
- 8-bit, 16-bit, 32-bit, and 16-byte transfers
- Programmable burst- and burst-inhibited transfers selectable for each chip select and transfer direction
- Programmable address-setup time with respect to the assertion of chip select
- Programmable address-hold time with respect to the negation of chip select and transfer direction
- Extended address latch enable option helps with glueless connections to synchronous and asynchronous memory devices

## 33.1.3 Modes of Operation

The external interface is a configurable multiplexed bus set to one of the following modes:

- Multiplexed 32-bit address and 32-bit data
- Multiplexed 32-bit address and 16-bit data (non-multiplexed 16-bit address and 16-bit data)
- Multiplexed 32-bit address and 8-bit data (non-multiplexed 24-bit address and 8-bit data)
- Non-multiplexed 32-bit address and 32-bit data busses

## 33.2 Signal Descriptions

This section describes the external signals involved in data-transfer operations.

### NOTE

Not all of the following signals may be available on a particular device. See the Chip Configuration details for information on which signals are available.

**Table 33-1. FlexBus Signal Summary**

Signal	Description	I/O
FB_A[31:0]	In a non-multiplexed configuration, this is the address bus.	O
FB_D[31:0]/ FB_AD[31:0]	In a non-multiplexed configuration, this is the data bus. In a multiplexed configuration this bus is the address/data bus, FB_AD[31:0]. In non-multiplexed and multiplexed configurations, during the first cycle, this bus drives the upper address byte, addr[31:24].	I/O
FB_CS[5:0]	General purpose chip-selects. The actual number of chip selects available depends upon the device and its pin configuration.	O
FB_BE_31_24 FB_BE_23_16 FB_BE_15_8 FB_BE_7_0	Byte enables	O
FB_OE	Output enable	O
FB_R/W	Read/write. 1 = Read, 0 = Write	O
FB_TS	Transfer start	O
FB_ALE	Address latch enable (an inverse of FB_TS)	O
FB_TSIZ[1:0]	Transfer size	O
FB_TBST	Burst transfer indicator	O
FB_TA	Transfer acknowledge	I
FB_CLK	FlexBus clock output	O

### 33.2.1 Address and Data Buses (FB\_An, FB\_Dn, FB\_ADn)

In non-multiplexed mode, the FB\_A[31:0] and FB\_D[31:0] buses carry the address and data, respectively. The number of byte lanes carrying the data is determined by the port size associated with the matching chip select.

In multiplexed mode, the FB\_AD[31:0] bus carries the address and data. The full 32-bit address is driven on the first clock of a bus cycle (address phase). Following the first clock, the data is driven on the bus (data phase). During the data phase, the address continues driving on the pins not used for data. For example, in 16-bit mode the lower address continues driving on FB\_AD[15:0] and in 8-bit mode the lower address continues driving on FB\_AD[23:0].

### 33.2.2 Chip Selects ( $\overline{\text{FB\_CS}}[5 : 0]$ )

The chip-select signal indicates which device is selected. A particular chip-select asserts when the transfer address is within the device's address space, as defined in the base- and mask-address registers. The actual number of chip selects available depends upon the pin configuration.

### 33.2.3 Byte Enables ( $\overline{\text{FB\_BE}}_{31\_24}$ , $\overline{\text{FB\_BE}}_{23\_16}$ , $\overline{\text{FB\_BE}}_{15\_8}$ , $\overline{\text{FB\_BE}}_{7\_0}$ )

When driven low, the byte enable outputs indicate data is to be latched or driven onto a specific byte lane of the data bus. A configuration option is provided to assert these signals on reads and writes or writes only.

For external SRAM or flash devices, the  $\overline{\text{FB\_BE}}_n$  outputs must be connected to individual byte strobe signals.

### 33.2.4 Output Enable ( $\overline{\text{FB\_OE}}$ )

The output enable signal ( $\overline{\text{FB\_OE}}$ ) is sent to the interfacing memory and/or peripheral to enable a read transfer.  $\overline{\text{FB\_OE}}$  is only asserted during read accesses when a chip select matches the current address decode.

### 33.2.5 Read/Write ( $\overline{\text{FB\_R/W}}$ )

The processor drives the  $\overline{\text{FB\_R/W}}$  signal to indicate the current bus operation direction. It is driven high during read bus cycles and low during write bus cycles.

### 33.2.6 Transfer Start/Address Latch Enable ( $\overline{\text{FB\_TS}}/\overline{\text{FB\_ALE}}$ )

The assertion of  $\overline{\text{FB\_TS}}$  indicates that the device has begun a bus transaction and the address and attributes are valid.

In multiplexed mode, an inverted  $\overline{\text{FB\_TS}}$  ( $\overline{\text{FB\_ALE}}$ ) is available as an address latch enable, which indicates when the address is being driven on the  $\overline{\text{FB\_AD}}$  bus.

$\overline{\text{FB\_TS}}/\overline{\text{FB\_ALE}}$  is asserted for one bus clock cycle.

This device can extend this signal until the first positive clock edge after  $\overline{\text{FB\_CS}}_n$  asserts. See  $\text{CSCR}_n[\text{EXTS}]$  and [Extended Transfer Start/Address Latch Enable](#).

### 33.2.7 Transfer Size (FB\_TSIZ[1:0])

For memory accesses, these signals, along with  $\overline{\text{FB\_TBST}}$ , indicate the data transfer size of the current bus operation. The interface supports 8-, 16-, and 32-bit operand transfers and allows accesses to 8-, 16-, and 32-bit data ports.

For misaligned transfers, FB\_TSIZ[1:0] indicates the size of each transfer. For example, if a 32-bit access through a 32-bit port device occurs at a misaligned offset of 0x1, 8 bits is transferred first (FB\_TSIZ[1:0] = 01), 16 bits is transferred next at offset 0x2 (FB\_TSIZ[1:0] = 10), and the final 8 bits is transferred at offset 0x4 (FB\_TSIZ[1:0] = 01).

For aligned transfers larger than the port size, FB\_TSIZ[1:0] behaves as follows:

- If bursting is used, FB\_TSIZ[1:0] is driven to the transfer size.
- If bursting is inhibited, FB\_TSIZ[1:0] first shows the entire transfer size and then shows the port size.

**Table 33-2. Data Transfer Size**

FB_TSIZ[1:0]	Transfer Size
00	4 bytes
01	1 byte
10	2 bytes
11	16 bytes (line)

For burst-inhibited transfers, FB\_TSIZ[1:0] changes with each  $\overline{\text{FB\_TS}}$  assertion to reflect the next transfer size. For transfers to port sizes smaller than the transfer size, FB\_TSIZ[1:0] indicates the size of the entire transfer on the first access and the size of the current port transfer on subsequent transfers. For example, for a 32-bit write to an 8-bit port, FB\_TSIZ[1:0] equals 00 for the first transaction and 01 for the next three transactions. If bursting is used for a 32-bit write to an 8-bit port, FB\_TSIZ[1:0] is driven to 00 for the entire transfer.

### 33.2.8 Transfer Burst ( $\overline{\text{FB\_TBST}}$ )

Transfer burst indicates that a burst transfer is in progress as driven by the device. A burst transfer can be two to 16 beats depending on FB\_TSIZ[1:0] and the port size.

**Note**

When burst ( $\overline{\text{FB\_TBST}} = 0$ ), transfer size is 16 bytes ( $\text{FB\_TSIZ}[1:0] = 11$ ) and the address is misaligned within the 16-byte boundary, the external device must be able to wrap around the address.

**33.2.9 Transfer Acknowledge ( $\overline{\text{FB\_TA}}$ )**

This input signal indicates the external data transfer is complete. When the processor recognizes  $\overline{\text{FB\_TA}}$  during a read cycle, it latches the data and then terminates the bus cycle. When the processor recognizes  $\overline{\text{FB\_TA}}$  during a write cycle, the bus cycle is terminated.

If auto-acknowledge is disabled ( $\text{CSCR}_n[\text{AA}] = 0$ ), the external device drives  $\overline{\text{FB\_TA}}$  to terminate the bus transfer; if auto-acknowledge is enabled ( $\text{CSCR}_n[\text{AA}] = 1$ ),  $\overline{\text{FB\_TA}}$  is generated internally after a specified number of wait states, or the external device may assert external  $\overline{\text{FB\_TA}}$  before the wait-state countdown, terminating the cycle early. The device negates  $\overline{\text{FB\_CS}}_n$  one cycle after the last  $\overline{\text{FB\_TA}}$  asserts. During read cycles, the peripheral must continue to drive data until  $\overline{\text{FB\_TA}}$  is recognized. For write cycles, the processor continues driving data one clock after  $\overline{\text{FB\_CS}}_n$  is negated.

The number of wait states is determined by  $\text{CSCR}_n$  or the external  $\overline{\text{FB\_TA}}$  input. If the external  $\overline{\text{FB\_TA}}$  is used, the peripheral has total control on the number of wait states.

**Note**

External devices should only assert  $\overline{\text{FB\_TA}}$  while the  $\text{FB\_CS}}_n$  signal to the external device is asserted.

The  $\text{CSPMCR}$  register controls muxing of  $\overline{\text{FB\_TA}}$  with other signals. If auto-acknowledge is not used and  $\text{CSPMCR}$  does not allow  $\overline{\text{FB\_TA}}$  control, the FlexBus may hang.

**33.3 Memory Map/Register Definition**

The following tables describe the registers and bit meanings for configuring chip-select operation.

The actual number of chip selects available depends upon the device and its pin configuration. If the device does not support certain chip select signals or the pin is not configured for a chip-select function, then that corresponding set of chip-select registers has no effect on an external pin.

**Note**

You must set CSMR0[V] before the chip select registers take effect.

A bus error occurs when writing to reserved register locations.

**FB memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_C000	Chip select address register (FB_CSAR0)	32	R/W	0000_0000h	33.3.1/ 882
4000_C004	Chip select mask register (FB_CSMR0)	32	R/W	0000_0000h	33.3.2/ 883
4000_C008	Chip select control register (FB_CSCR0)	32	R/W	0000_0000h	33.3.3/ 884
4000_C00C	Chip select address register (FB_CSAR1)	32	R/W	0000_0000h	33.3.1/ 882
4000_C010	Chip select mask register (FB_CSMR1)	32	R/W	0000_0000h	33.3.2/ 883
4000_C014	Chip select control register (FB_CSCR1)	32	R/W	0000_0000h	33.3.3/ 884
4000_C018	Chip select address register (FB_CSAR2)	32	R/W	0000_0000h	33.3.1/ 882
4000_C01C	Chip select mask register (FB_CSMR2)	32	R/W	0000_0000h	33.3.2/ 883
4000_C020	Chip select control register (FB_CSCR2)	32	R/W	0000_0000h	33.3.3/ 884
4000_C024	Chip select address register (FB_CSAR3)	32	R/W	0000_0000h	33.3.1/ 882
4000_C028	Chip select mask register (FB_CSMR3)	32	R/W	0000_0000h	33.3.2/ 883
4000_C02C	Chip select control register (FB_CSCR3)	32	R/W	0000_0000h	33.3.3/ 884
4000_C030	Chip select address register (FB_CSAR4)	32	R/W	0000_0000h	33.3.1/ 882
4000_C034	Chip select mask register (FB_CSMR4)	32	R/W	0000_0000h	33.3.2/ 883
4000_C038	Chip select control register (FB_CSCR4)	32	R/W	0000_0000h	33.3.3/ 884
4000_C03C	Chip select address register (FB_CSAR5)	32	R/W	0000_0000h	33.3.1/ 882

Table continues on the next page...

**FB memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4000_C040	Chip select mask register (FB_CSMR5)	32	R/W	0000_0000h	33.3.2/ 883
4000_C044	Chip select control register (FB_CSCR5)	32	R/W	0000_0000h	33.3.3/ 884
4000_C060	Chip select port multiplexing control register (FB_CSPMCR)	32	R/W	0000_0000h	33.3.4/ 887


**33.3.1 Chip select address register (FB\_CSARn)**

The CSARn registers specify the chip-select base addresses.

**NOTE**

Because the FlexBus module is one of the slaves connected to the crossbar switch, it is only accessible within a certain memory range. Refer to the device memory map for the applicable FlexBus "expansion" address range for which the chip-selects can be active. Set the CSARn registers appropriately.

- Addresses: FB\_CSAR0 is 4000\_C000h base + 0h offset = 4000\_C000h
- FB\_CSAR1 is 4000\_C000h base + Ch offset = 4000\_C00Ch
- FB\_CSAR2 is 4000\_C000h base + 18h offset = 4000\_C018h
- FB\_CSAR3 is 4000\_C000h base + 24h offset = 4000\_C024h
- FB\_CSAR4 is 4000\_C000h base + 30h offset = 4000\_C030h
- FB\_CSAR5 is 4000\_C000h base + 3Ch offset = 4000\_C03Ch




**FB\_CSARn field descriptions**

Field	Description
31–16 BA	Base address  Defines the base address for memory dedicated to chip-select FB_CS $\bar{n}$ . BA is compared to bits 31–16 on the internal address bus to determine if chip-select memory is being accessed.
15–0 Reserved	This read-only field is reserved and always has the value zero.

### 33.3.2 Chip select mask register (FB\_CSMRn)

CSMRn registers specify the address mask and allowable access types for the respective chip-selects.

Addresses: FB\_CSMR0 is 4000\_C000h base + 4h offset = 4000\_C004h  
 FB\_CSMR1 is 4000\_C000h base + 10h offset = 4000\_C010h  
 FB\_CSMR2 is 4000\_C000h base + 1Ch offset = 4000\_C01Ch  
 FB\_CSMR3 is 4000\_C000h base + 28h offset = 4000\_C028h  
 FB\_CSMR4 is 4000\_C000h base + 34h offset = 4000\_C034h  
 FB\_CSMR5 is 4000\_C000h base + 40h offset = 4000\_C040h



#### FB\_CSMRn field descriptions

Field	Description
31–16 BAM	<p>Base address mask</p> <p>Defines the chip-select block size by masking address bits. Setting a BAM bit causes the corresponding CSAR bit to be a don't care in the decode.</p> <p>The block size for <math>\overline{FB\_CSn}</math> is <math>2^n</math>; <math>n = (\text{number of bits set in respective CSMR[BAM]}) + 16</math>.</p> <p>For example, if CSAR0[BA] equals 0x0040 and CSMR0[BAM] equals 0x0008, <math>\overline{FB\_CS0}</math> addresses two discontinuous 64 KB memory blocks: one from 0x40_0000 – 0x40_FFFF and one from 0x48_0000 – 0x48_FFFF.</p> <p>Likewise, for <math>\overline{FB\_CS0}</math> to access 32 MB of address space starting at location 0x00_0000, <math>\overline{FB\_CS1}</math> must begin at the next byte after <math>\overline{FB\_CS0}</math> for a 16 MB address space. Therefore, CSAR0[BA] equals 0x0000, CSMR0[BAM] equals 0x01FF, CSAR1[BA] equals 0x0200, and CSMR1[BAM] equals 0x00FF.</p> <p>0 Corresponding address bit is used in chip-select decode            1 Corresponding address bit is a don't care in chip-select decode.</p>
15–9 Reserved	This read-only field is reserved and always has the value zero.
8 WP	<p>Write protect</p> <p>Controls write accesses to the address range in the corresponding CSAR. Attempting to write to the range of addresses for which CSARn[WP] is set results in a bus error termination of the internal cycle and no external cycle.</p> <p>0 Read and write accesses are allowed            1 Only read accesses are allowed</p>
7–1 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

**FB\_CSMRn field descriptions (continued)**

Field	Description
0 V	Valid  Indicates whether the corresponding CSAR, CSMR, and CSCR contents are valid. Programmed chip-selects do not assert until V bit is set (except for FB_CS0, which acts as the global chip-select). Reset clears each CSMRn[V].  <b>NOTE:</b> At reset, no chip-select other than FB_CS0 can be used until the CSMR0[V] is set. Afterward, FB_CS[5:0] functions as programmed.  0 Chip select invalid 1 Chip select valid

**33.3.3 Chip select control register (FB\_CSCRn)**

Each CSCRn controls the auto-acknowledge, address setup and hold times, port size, burst capability, and number of wait states. To support the global chip-select (FB\_CS0) the CSCR0 reset values differ from the other CSCRs.


**NOTE**

The reset value of CSCR0 is as follows:

- Bits 31-24 are 0
- Bit 23-3 are device-dependent
- Bits 3-0 are 0

See the Chip Configuration details for your particular device for information on the exact CSCR0 reset value.

Addresses: FB\_CSCR0 is 4000\_C000h base + 8h offset = 4000\_C008h  
 FB\_CSCR1 is 4000\_C000h base + 14h offset = 4000\_C014h  
 FB\_CSCR2 is 4000\_C000h base + 20h offset = 4000\_C020h  
 FB\_CSCR3 is 4000\_C000h base + 2Ch offset = 4000\_C02Ch  
 FB\_CSCR4 is 4000\_C000h base + 38h offset = 4000\_C038h  
 FB\_CSCR5 is 4000\_C000h base + 44h offset = 4000\_C044h



**FB\_CSCRn field descriptions**

Field	Description
31–26 SWS	Secondary wait states

Table continues on the next page...

FB\_CSCR<sub>n</sub> field descriptions (continued)

Field	Description
	If the SWSEN bit is set, the number of wait states inserted before an internal transfer acknowledge is generated for a burst transfer except for the first termination, which is controlled by the wait state count (CSCR <sub>n</sub> [WS]). If the SWSEN bit is cleared, the WS value is used for all burst transfers and this field is ignored.
25–24 Reserved	This read-only field is reserved and always has the value zero.
23 SWSEN	Secondary wait state enable 0 The WS value inserts wait states before an internal transfer acknowledge is generated for all transfers 1 The SWS value inserts wait states before an internal transfer acknowledge is generated for burst transfer secondary terminations
22 EXTS	Extended address latch enable 0 $\overline{\text{FB\_TS}}/\overline{\text{FB\_ALE}}$ asserts for one bus clock cycle 1 $\overline{\text{FB\_TS}}/\overline{\text{FB\_ALE}}$ remains asserted until the first positive clock edge after $\overline{\text{FB\_CSn}}$ asserts
21–20 ASET	Address setup Controls the assertion of the chip-select with respect to assertion of a valid address and attributes. The address and attributes are considered valid at the same time $\overline{\text{FB\_TS}}/\overline{\text{FB\_ALE}}$ asserts. 00 Assert $\overline{\text{FB\_CSn}}$ on first rising clock edge after address is asserted. (Default $\overline{\text{FB\_CSn}}$ ) 01 Assert $\overline{\text{FB\_CSn}}$ on second rising clock edge after address is asserted. 10 Assert $\overline{\text{FB\_CSn}}$ on third rising clock edge after address is asserted. 11 Assert $\overline{\text{FB\_CSn}}$ on fourth rising clock edge after address is asserted. (Default $\overline{\text{FB\_CS0}}$ )
19–18 RDAH	Read address hold or deselect This field controls the address and attribute hold time after the termination during a read cycle that hits in the chip-select address space. <b>NOTE:</b> The hold time applies only at the end of a transfer. Therefore, during a burst transfer or a transfer to a port size smaller than the transfer size, the hold time is only added after the last bus cycle. The number of cycles the address and attributes are held after $\overline{\text{FB\_CSn}}$ negation depends on the value of CSCR <sub>n</sub> [AA]. 00 If AA is cleared, 1 cycle. If AA is set, 0 cycles. 01 If AA is cleared, 2 cycles. If AA is set, 1 cycle. 10 If AA is cleared, 3 cycles. If AA is set, 2 cycles. 11 If AA is cleared, 4 cycles. If AA is set, 3 cycles.
17–16 WRAH	Write address hold or deselect Write address hold or deselect. This field controls the address, data, and attribute hold time after the termination of a write cycle that hits in the chip-select address space. <b>NOTE:</b> The hold time applies only at the end of a transfer. Therefore, during a burst transfer or a transfer to a port size smaller than the transfer size, the hold time is only added after the last bus cycle. 00 Hold address and attributes one cycle after $\overline{\text{FB\_CSn}}$ negates on writes. (Default $\overline{\text{FB\_CSn}}$ ) 01 Hold address and attributes two cycles after $\overline{\text{FB\_CSn}}$ negates on writes. 10 Hold address and attributes three cycles after $\overline{\text{FB\_CSn}}$ negates on writes. 11 Hold address and attributes four cycles after $\overline{\text{FB\_CSn}}$ negates on writes. (Default $\overline{\text{FB\_CS0}}$ )

Table continues on the next page...

FB\_CSCR<sub>n</sub> field descriptions (continued)

Field	Description
15–10 WS	<p>Wait states</p> <p>The number of wait states inserted after <math>\overline{\text{FB\_CS}}_n</math> asserts and before an internal transfer acknowledge is generated (WS = 0 inserts zero wait states, WS = 0x3F inserts 63 wait states).</p> <p>If AA is reserved, <math>\overline{\text{FB\_TA}}</math> must be asserted by the external system regardless of the number of generated wait states. In that case, the external transfer acknowledge ends the cycle. An external <math>\overline{\text{FB\_TA}}</math> supersedes the generation of an internal <math>\overline{\text{FB\_TA}}</math>.</p>
9 BLS	<p>Byte-lane shift</p> <p>Determines if data on FB_AD appears left-justified or right-justified during the data phase of a FlexBus access.</p> <p>0 Not shifted. Data is left-justified on FB_AD. 1 Shifted. Data is right justified on FB_AD.</p>
8 AA	<p>Auto-acknowledge enable</p> <p>Determines the assertion of the internal transfer acknowledge for accesses specified by the chip-select address.</p> <p><b>NOTE:</b> If AA is set for a corresponding FB_CS<sub>n</sub> and the external system asserts an external <math>\overline{\text{FB\_TA}}</math> before the wait-state countdown asserts the internal <math>\overline{\text{FB\_TA}}</math>, the cycle is terminated. Burst cycles increment the address bus between each internal termination.</p> <p><b>NOTE:</b> This bit must be set if CSPMCR disables FB_TA.</p> <p>0 No internal <math>\overline{\text{FB\_TA}}</math> is asserted. Cycle is terminated externally 1 Internal transfer acknowledge is asserted as specified by WS</p>
7–6 PS	<p>Port size</p> <p>Specifies the data port width associated with each chip-select. It determines where data is driven during write cycles and where data is sampled during read cycles.</p> <p>00 32-bit port size. Valid data sampled and driven on FB_D[31:0] 01 8-bit port size. Valid data sampled and driven on FB_D[31:24] if BLS = 0 or FB_D[7:0] if BLS = 1 10 16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1 11 16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1</p>
5 BEM	<p>Byte-enable mode</p> <p>Specifies the byte enable operation. Certain memories have byte enables that must be asserted during reads and writes. BEM can be set in the relevant CSCR to provide the appropriate mode of byte enable support for these SRAMs.</p> <p>0 The <math>\overline{\text{FB\_BE}}_n</math> signals are not asserted for reads. The <math>\overline{\text{FB\_BE}}_n</math> signals are asserted for data write only. 1 The <math>\overline{\text{FB\_BE}}_n</math> signals are asserted for read and write accesses</p>
4 BSTR	<p>Burst-read enable</p> <p>Specifies whether burst reads are used for memory associated with each <math>\overline{\text{FB\_CS}}_n</math>.</p> <p>0 Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a longword read from an 8-bit port is broken into four 8-bit reads. 1 Enables data burst reads larger than the specified port size, including longword reads from 8- and 16-bit ports, word reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports.</p>

Table continues on the next page...

**FB\_CSCR<sub>n</sub> field descriptions (continued)**

Field	Description
3 BSTW	<p>Burst-write enable</p> <p>Specifies whether burst writes are used for memory associated with each <math>\overline{\text{FB\_CS}}_n</math>.</p> <p>0 Break data larger than the specified port size into individual, port-sized, non-burst writes. For example, a longword write to an 8-bit port takes four byte writes.</p> <p>1 Enables burst write of data larger than the specified port size, including longword writes to 8 and 16-bit ports, word writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports.</p>
2–0 Reserved	This read-only field is reserved and always has the value zero.

**33.3.4 Chip select port multiplexing control register (FB\_CSPMCR)**

The CSPMCR register controls the multiplexing of the FlexBus signals.

**NOTE**

A bus error occurs when:

- writing a reserved value,
- writing to a reserved bit location in this register, or
- not accessing this register as 32-bit.

Address: FB\_CSPMCR is 4000\_C000h base + 60h offset = 4000\_C060h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**FB\_CSPMCR field descriptions**

Field	Description
31–28 GROUP1	<p>FlexBus signal group 1 multiplex control</p> <p>Controls the multiplexing of the <math>\overline{\text{FB\_ALE}}</math>, <math>\overline{\text{FB\_CS}}_1</math>, and <math>\overline{\text{FB\_TS}}</math> signals.</p> <p>0000 <math>\overline{\text{FB\_ALE}}</math>  0001 <math>\overline{\text{FB\_CS}}_1</math>  0010 <math>\overline{\text{FB\_TS}}</math>  Else Reserved</p>
27–24 GROUP2	<p>FlexBus signal group 2 multiplex control</p> <p>Controls the multiplexing of the <math>\overline{\text{FB\_CS}}_4</math>, <math>\overline{\text{FB\_TSIZ}}_0</math>, and <math>\overline{\text{FB\_BE}}_{31\_24}</math> signals.</p> <p>0000 <math>\overline{\text{FB\_CS}}_4</math>  0001 <math>\overline{\text{FB\_TSIZ}}_0</math></p>

Table continues on the next page...

## FB\_CSPMCR field descriptions (continued)

Field	Description
	0010 $\overline{\text{FB\_BE\_31\_24}}$ Else Reserved
23–20 GROUP3	FlexBus signal group 3 multiplex control  Controls the multiplexing of the $\overline{\text{FB\_CS5}}$ , $\overline{\text{FB\_TSIZ1}}$ , and $\overline{\text{FB\_BE\_23\_16}}$ signals.  0000 $\overline{\text{FB\_CS5}}$ 0001 $\overline{\text{FB\_TSIZ1}}$ 0010 $\overline{\text{FB\_BE\_23\_16}}$ Else Reserved
19–16 GROUP4	FlexBus signal group 4 multiplex control  Controls the multiplexing of the $\overline{\text{FB\_TBST}}$ , $\overline{\text{FB\_CS2}}$ , and $\overline{\text{FB\_BE\_15\_8}}$ signals.  0000 $\overline{\text{FB\_TBST}}$ 0001 $\overline{\text{FB\_CS2}}$ 0010 $\overline{\text{FB\_BE\_15\_8}}$ Else Reserved
15–12 GROUP5	FlexBus signal group 5 multiplex control  Controls the multiplexing of the $\overline{\text{FB\_TA}}$ , $\overline{\text{FB\_CS3}}$ , and $\overline{\text{FB\_BE\_7\_0}}$ signals.  <b>NOTE:</b> When GROUP5 is not 0000, you must set the $\text{CSCRn}[\text{AA}]$ bit. Else, the bus hangs during a transfer.  0000 $\overline{\text{FB\_TA}}$ 0001 $\overline{\text{FB\_CS3}}$ . You must also set $\text{CSCRn}[\text{AA}]$ . 0010 $\overline{\text{FB\_BE\_7\_0}}$ . You must also set $\text{CSCRn}[\text{AA}]$ . Else Reserved
11–0 Reserved	This read-only field is reserved and always has the value zero.

## 33.4 Functional Description

This section provides the functional description of the module.

### 33.4.1 Chip-Select Operation

Each chip-select has a dedicated set of registers for configuration and control:

- Chip-select address registers ( $\text{CSAR}_n$ ) control the base address space of the chip-select.

- Chip-select mask registers (CSMR $n$ ) provide 16-bit address masking and access control.
- Chip-select control registers (CSCR $n$ ) provide port size and burst capability indication, wait-state generation, address setup and hold times, and automatic acknowledge generation features.

### 33.4.1.1 General Chip-Select Operation

When a bus cycle is routed to the FlexBus, the device first compares its address with the base address and mask configurations programmed for chip-selects 0 to 5 (configured in CSCR $n$ ). The results depend on if the address matches or not as shown in the following table.

**Table 33-26. Results of Address Comparison**

Address Matches CSAR $n$ ?	Result
Yes, one CSAR	The appropriate chip-select is asserted, generating a FlexBus bus cycle as defined in the chip-select control register. If CSMR[WP] is set and a write access is performed, the internal bus cycle terminates with a bus error, no chip select is asserted, and no external bus cycle is performed.
No	The access is terminated with a bus error response, no chip select is asserted and no FlexBus cycle is performed.
Yes, multiple CSARs	The access is terminated with a bus error response, no chip select is asserted and no FlexBus cycle is performed.

### 33.4.1.2 8-, 16-, and 32-Bit Port Sizing

Static bus sizing is programmable through the port size bits, CSCR[PS]. The processor always drives a 32-bit address on the FB\_AD bus regardless of the external device's address size. The external device must connect its address/data lines as follows:

- Address lines
  - FB\_AD from FB\_AD0 upward
- Data lines
  - If CSCR[BLS] = 0, FB\_AD from FB\_AD31 downward
  - If CSCR[BLS] = 1, FB\_AD from FB\_AD0 upward

No bit ordering is required when connecting address and data lines to the FB\_AD bus. For example, a full 16-bit address/16-bit data device connects its addr[15:0] to FB\_AD[16:1] and data[15:0] to FB\_AD[31:16]. See [Data Byte Alignment and Physical Connections](#) for a graphical connection.

### 33.4.2 Data Transfer Operation

Data transfers between the chip and other devices involve these signals:

- Address/data bus (FB\_AD[31:0])
- Control signals ( $\overline{\text{FB\_TS}}/\overline{\text{FB\_ALE}}$ ,  $\overline{\text{FB\_TA}}$ ,  $\overline{\text{FB\_CS}}_n$ ,  $\overline{\text{FB\_OE}}$ ,  $\overline{\text{FB\_BE}}_n$ )
- Attribute signals ( $\overline{\text{FB\_R/W}}$ ,  $\overline{\text{FB\_TBST}}$ , FB\_TSIZ[1:0])

The address, write data,  $\overline{\text{FB\_TS}}/\overline{\text{FB\_ALE}}$ ,  $\overline{\text{FB\_CS}}_n$ , and all attribute signals change on the rising edge of the FlexBus clock (FB\_CLK). Read data is latched into the device on the rising edge of the clock.

The FlexBus supports 8-bit, 16-bit, 32-bit, and 16-byte (line) operand transfers and allows accesses to 8-, 16-, and 32-bit data ports. Transfer parameters (address setup and hold, port size, the number of wait states for the external device being accessed, automatic internal transfer termination enable or disable, and burst enable or disable) are programmed in the chip-select control registers (CSCRs).

### 33.4.3 Data Byte Alignment and Physical Connections

The device aligns data transfers in FlexBus byte lanes with the number of lanes depending on the data port width.

The following figure shows the byte lanes that external memory connects to and the sequential transfers of a 32-bit transfer for the supported port sizes when byte lane shift is disabled. For example, an 8-bit memory connects to the single lane FB\_AD[31:24] ( $\overline{\text{FB\_BE}}_{31\_24}$ ). A 32-bit transfer through this 8-bit port takes four transfers, starting with the LSB to the MSB. A 32-bit transfer through a 32-bit port requires one transfer on each four-byte lane of the FlexBus.




Figure 33-23. Connections for External Memory Port Sizes ( $\text{CSCR}_n[\text{BLS}] = 0$ )

The following figure shows the byte lanes that external memory connects to and the sequential transfers of a 32-bit transfer for the supported port sizes when byte lane shift is enabled.




Figure 33-24. Connections for External Memory Port Sizes ( $\text{CSCR}_n[\text{BLS}] = 1$ )

### 33.4.4 Address/Data Bus Multiplexing

The interface supports a single 32-bit wide multiplexed address and data bus ( $\text{FB\_AD}[31:0]$ ). The full 32-bit address is always driven on the first clock of a bus cycle. During the data phase, the  $\text{FB\_AD}[31:0]$  lines used for data are determined by the programmed port size for the corresponding chip select. The device continues to drive the address on any  $\text{FB\_AD}[31:0]$  lines not used for data.

The tables below lists the supported combinations of address and data bus widths for each  $\text{CSCR}_n[\text{BLS}]$  setting.

**Table 33-27. FlexBus Multiplexed Operating Modes for CSCR<sub>n</sub>[BLS]=0**

Port Size and Phase		FB_AD			
		[31:24]	[23:16]	[15:8]	[7:0]
32-bit	Address phase	Address			
	Data phase	Data			
16-bit	Address phase	Address			
	Data phase	Data		Address	
8-bit	Address phase	Address			
	Data phase	Data	Address		

**Table 33-28. FlexBus Multiplexed Operating Modes for CSCR<sub>n</sub>[BLS]=1**

Port Size and Phase		FB_AD			
		[31:24]	[23:16]	[15:8]	[7:0]
32-bit	Address phase	Address			
	Data phase	Data			
16-bit	Address phase	Address			
	Data phase	Address		Data	
8-bit	Address phase	Address			
	Data phase	Address			Data

### 33.4.5 Bus Cycle Execution

As shown in [Figure 33-27](#) and [Figure 33-29](#), basic bus operations occur in four clocks:

1. S0: At the first clock edge, the address, attributes, and  $\overline{\text{FB\_TS}}/\overline{\text{FB\_ALE}}$  are driven.
2. S1:  $\overline{\text{FB\_CS}}_n$  is asserted at the second rising clock edge to indicate the device selected; by that time, the address and attributes are valid and stable.  $\overline{\text{FB\_TS}}/\overline{\text{FB\_ALE}}$  is negated at this edge.

For a write transfer, data is driven on the bus at this clock edge and continues to be driven until one clock cycle after  $\overline{\text{FB\_CS}}_n$  negates. For a read transfer, data is also driven into the device during this cycle.


External slave asserts  $\overline{\text{FB\_TA}}$  at this clock edge.

3. S2: Read data and  $\overline{\text{FB\_TA}}$  are sampled on the third clock edge.  $\overline{\text{FB\_TA}}$  can be negated after this edge and read data can then be tri-stated.

4. S3:  $\overline{\text{FB\_CS}}_n$  is negated at the fourth rising clock edge. This last clock of the bus cycle uses what would be an idle clock between cycles to provide hold time for address, attributes, and write data.

### 33.4.5.1 Data Transfer Cycle States

An on-chip state machine controls the data-transfer operation in the device. The following figure shows the state-transition diagram for basic read and write cycles.



**Figure 33-25. Data-Transfer-State-Transition Diagram**

The following table describes the states as they appear in subsequent timing diagrams.

**Table 33-29. Bus Cycle States**

State	Cycle	Description
S0	All	The read or write cycle is initiated. On the rising clock edge, the device places a valid address on $\text{FB\_AD}_n$ , asserts $\text{FB\_TS}/\text{FB\_ALE}$ , and drives $\text{FB\_R}/\overline{\text{W}}$ high for a read and low for a write.
S1	All	$\text{FB\_TS}/\text{FB\_ALE}$ is negated on the rising edge of $\text{FB\_CLK}$ , and $\text{FB\_CS}_n$ is asserted. Data is driven on $\text{FB\_AD}[31:\text{X}]$ for writes, and $\text{FB\_AD}[31:\text{X}]$ is tristated for reads. Address continues to be driven on the $\text{FB\_AD}$ pins that are unused for data.  If $\text{FB\_T}\overline{\text{A}}$ is recognized asserted, then the cycle moves on to S2. If $\text{FB\_T}\overline{\text{A}}$ is not asserted internally or externally, then the S1 state continues to repeat.
	Read	Data is driven by the external device before the next rising edge of $\text{FB\_CLK}$ (the rising edge that begins S2) with $\text{FB\_T}\overline{\text{A}}$ asserted.
S2	All	For internal termination, $\overline{\text{FB\_CS}}_n$ is negated and the internal system bus transfer is completed. For external termination, the external device should negate $\text{FB\_T}\overline{\text{A}}$ , and the $\overline{\text{FB\_CS}}_n$ chip select negates after the rising edge of $\text{FB\_CLK}$ at the end of S2.
	Read	The processor latches data on the rising clock edge entering S2. The external device can stop driving data after this edge. However, data can be driven until the end of S3 or any additional address hold cycles.
S3	All	Address, data, and $\text{FB\_R}/\overline{\text{W}}$ go invalid off the rising edge of $\text{FB\_CLK}$ at the beginning of S3, terminating the read or write cycle.

### 33.4.6 FlexBus Timing Examples

#### Note

The timing diagrams throughout this section use signal names that may not be included on your particular device. Ignore these extraneous signals.

#### Note

Throughout this section:

- FB\_D[X] indicates a 32-, 16-, or 8-bit wide data bus
- FB\_A[Y] indicates an address bus that can be 32, 24, or 16 bits wide.

#### 33.4.6.1 Basic Read Bus Cycle

During a read cycle, the MCU receives data from memory or a peripheral device. The following figure shows a read cycle flowchart.




Figure 33-26. Read Cycle Flowchart

The read cycle timing diagram is shown in the following figure.


**Note**

$\overline{\text{FB\_TA}}$  does not have to be driven by the external device for internally-terminated bus cycles.

**Note**

The processor drives the data lines during the first clock cycle of the transfer with the full 32-bit address. This may be ignored by standard connected devices using non-multiplexed address and data buses. However, some applications may find this feature beneficial.


The address and data busses are muxed between the FlexBus and another module. At the end of the read bus cycles the address signals are indeterminate.



**Figure 33-27. Basic Read-Bus Cycle**

### 33.4.6.2 Basic Write Bus Cycle

During a write cycle, the device sends data to memory or to a peripheral device. The following figure shows the write cycle flowchart.



**Figure 33-28. Write-Cycle Flowchart**

The following figure shows the write cycle timing diagram.

**Note**

The address and data busses are muxed between the FlexBus and another module. At the end of the write bus cycles, the address signals are indeterminate.




Figure 33-29. Basic Write-Bus Cycle


### 33.4.6.3 Bus Cycle Sizing

This section shows timing diagrams for various port size scenarios.

#### 33.4.6.3.1 Bus Cycle Sizing—Byte Transfer, 8-bit Device, No Wait States


The following figure illustrates the basic byte read transfer to an 8-bit device with no wait states:

- The address is driven on the full FB\_AD[31:8] bus in the first clock.
- The device tristates FB\_AD[31:24] on the second clock and continues to drive address on FB\_AD[23:0] throughout the bus cycle.
- The external device returns the read data on FB\_AD[31:24] and may tristate the data line or continue driving the data one clock after  $\overline{\text{FB\_TA}}$  is sampled asserted.



**Figure 33-30. Single Byte-Read Transfer**

The following figure shows the similar configuration for a write transfer. The data is driven from the second clock on FB\_AD[31:24].




**Figure 33-31. Single Byte-Write Transfer**

### 33.4.6.3.2 Bus Cycle Sizing—Word Transfer, 16-bit Device, No Wait States

The following figure illustrates the basic word read transfer to a 16-bit device with no wait states.

- The address is driven on the full FB\_AD[31:8] bus in the first clock.
- The device tristates FB\_AD[31:16] on the second clock and continues to drive address on FB\_AD[15:0] throughout the bus cycle.
- The external device returns the read data on FB\_AD[31:16] and may tristate the data line or continue driving the data one clock after FB\_TA is sampled asserted.



**Figure 33-32. Single Word-Read Transfer**

The following figure shows the similar configuration for a write transfer. The data is driven from the second clock on FB\_AD[31:16].





Figure 33-33. Single Word-Write Transfer

### 33.4.6.3.3 Bus Cycle Sizing—Longword Transfer, 32-bit Device, No Wait States

The following figure depicts a longword read from a 32-bit device.



**Figure 33-34. Longword-Read Transfer**

The following figure illustrates the longword write to a 32-bit device.




Figure 33-35. Longword-Write Transfer

### 33.4.6.4 Timing Variations

The FlexBus module has several features that can change the timing characteristics of a basic read- or write-bus cycle to provide additional address setup, address hold, and time for a device to provide or latch data.

#### 33.4.6.4.1 Wait States

Wait states can be inserted before each beat of a transfer by programming the  $CSCR_n$  registers. Wait states can give the peripheral or memory more time to return read data or sample write data.

The following figures show the basic read and write bus cycles (also shown in [Figure 33-27](#) and [Figure 33-32](#)) with the default of no wait states respectively.





Figure 33-36. Basic Read-Bus Cycle (No Wait States)



**Figure 33-37. Basic Write-Bus Cycle (No Wait States)**

If wait states are used, the S1 state repeats continuously until the the chip-select auto-acknowledge unit asserts internal transfer acknowledge or the external  $\overline{\text{FB\_TA}}$  is recognized as asserted. The following figures show a read and write cycle with one wait state respectively.




Figure 33-38. Read-Bus Cycle (One Wait State)




Figure 33-39. Write-Bus Cycle (One Wait State)

#### 33.4.6.4.2 Address Setup and Hold

The timing of the assertion and negation of the chip selects, byte selects, and output enable can be programmed on a chip-select basis. Each chip-select can be programmed to assert one to four clocks after transfer start/address-latch enable ( $\overline{\text{FB\_TS}}$ / $\overline{\text{FB\_ALE}}$ ) is asserted. The following figures show read- and write-bus cycles with two clocks of address setup respectively.

Functional Description





Figure 33-40. Read-Bus Cycle with Two-Clock Address Setup (No Wait States)



**Figure 33-41. Write-Bus Cycle with Two Clock Address Setup (No Wait States)**

In addition to address setup, a programmable address hold option for each chip select exists. Address and attributes can be held one to four clocks after chip-select, byte-selects, and output-enable negate. The following figures show read and write bus cycles with two clocks of address hold respectively.

Functional Description






Figure 33-42. Read Cycle with Two-Clock Address Hold (No Wait States)



**Figure 33-43. Write Cycle with Two-Clock Address Hold (No Wait States)**

The following figure shows a bus cycle using address setup, wait states, and address hold.



**Figure 33-44. Write Cycle with Two-Clock Address Setup and Two-Clock Hold (One Wait State)**

### 33.4.7 Burst Cycles

The device can be programmed to initiate burst cycles if its transfer size exceeds the port size of the selected destination. The initiation of a burst cycle is encoded on the size pins. For burst transfers to smaller port sizes, FB\_TSIZ[1:0] indicates the size of the entire transfer. For example, with bursting enabled, a 16-bit transfer to an 8-bit port takes two beats (two byte-sized transfers), for which FB\_TSIZ[1:0] equals 10b throughout. A 32-bit transfer to an 8-bit port would take a 4-byte burst cycle, for which FB\_TSIZ[1:0] equals 00b throughout.

With bursting disabled, any transfer larger than the port size breaks into multiple individual transfers. With bursting enabled, an access larger than port size results in a burst cycle of multiple beats. The following table shows the result of such transfer translations.

**Table 33-30. Transfer Size and Port Size Translation**

Port Size PS[1:0]	Transfer Size FB_TSIZ[1:0]	Burst-Inhibited: Number of Transfers
		Burst Enabled: Number of Beats
01 (8-bit)	10 (16-bits)	2
	00 (32-bits)	4
	11 (16 bytes)	16
1x (16-bit)	00 (32 bits)	2
	11 (16 bytes)	8
00 (32-bit)	11 (line)	4

The FlexBus can support 2-1-1-1 burst cycles to maximize system performance. Delaying termination of the cycle can add wait states. If internal termination is used, different wait state counters can be used for the first access and the following beats.

The  $CSCR_n$  registers enable bursting for reads, writes, or both. Memory spaces can be declared burst-inhibited for reads and writes by clearing the appropriate  $CSCR_n[BSTR, BSTW]$  bits.


The following figure shows a 32-bit read to an 8-bit device programmed for burst enable. The transfer results in a 4-beat burst and the data is driven on  $FB\_AD[31:24]$ . The transfer size is driven at 32-bit (00) throughout the bus cycle.

### Note

In non-multiplexed address/data mode, the address on  $FB\_A$  increments only during internally-terminated burst cycles. The first address is driven throughout the entire burst for externally-terminated cycles.

In multiplexed address/data mode, the address is driven on  $FB\_AD$  only during the first cycle for all terminated cycles.

Functional Description




**Figure 33-45. 32-bit-Read Burst from 8-Bit Port 2-1-1-1 (No Wait States)**

The following figure shows a 32-bit write to an 8-bit device with burst enabled. The transfer results in a 4-beat burst and the data is driven on FB\_AD[31:24]. The transfer size is driven at 32-bit (00) throughout the bus cycle.

**Note**

The first beat of any write burst cycle has at least one wait state. If the bus cycle is programmed for zero wait states (CSCR<sub>n</sub>[WS] = 0), one wait state is added. Otherwise, the programmed number of wait states are used.




**Figure 33-46. 32-bit-Write Burst to 8-Bit Port 3-1-1-1 (No Wait States)**

The following figure shows a 32-bit read from an 8-bit device with burst inhibited. The transfer results in four individual transfers. The transfer size is driven at 32-bit (00) during the first transfer and at byte (01) during the next three transfers.


### Note

There is an extra clock of address setup (AS) for each burst-inhibited transfer between states S0 and S1.



**Figure 33-47. 32-bit-Read Burst-Inhibited from 8-Bit Port (No Wait States)**

The following figure shows a 32-bit write to an 8-bit device with burst inhibited. The transfer results in four individual transfers. The transfer size is driven at 32-bit (00) during the first transfer and at byte (01) during the next three transfers.




**Figure 33-48. 32-bit-Write Burst-Inhibited to 8-Bit Port (No Wait States)**

The following figure illustrates another read burst transfer, but in this case a wait state is added between individual beats.


**Note**

CSCR<sub>n</sub>[WS] determines the number of wait states in the first beat. However, for subsequent beats, the CSCR<sub>n</sub>[WS] (or CSCR<sub>n</sub>[SWS] if CSCR<sub>n</sub>[SWSEN] is set) determines the number of wait states.



**Figure 33-49. 32-bit-Read Burst from 8-Bit Port 3-2-2-2 (One Wait State)**

The following figure illustrates a write burst transfer with one wait state.



**Figure 33-50. 32-bit-Write Burst to 8-Bit Port 3-2-2-2 (One Wait State)**


If address setup and hold are used, only the first and last beat of the burst cycle are affected. The following figure shows a read cycle with one clock of address setup and address hold.

### Note

In non-multiplexed address/data mode, the address on FB\_A increments only during internally-terminated burst cycles ( $CSCR_n[AA] = 1$ ). The attached device must be able to account for this, or a wait state must be added. The first address is driven throughout the entire burst for externally-terminated cycles.


In multiplexed address/data mode, the address is driven on FB\_AD only during the first cycle for internally- and externally-terminated cycles.

## Functional Description



**Figure 33-51. 32-bit-Read Burst from 8-Bit Port 3-1-1-1 (Address Setup and Hold)**

The following figure shows a write cycle with one clock of address setup and address hold.



**Figure 33-52. 32-bit-Write Burst to 8-Bit Port 3-1-1-1 (Address Setup and Hold)**

### 33.4.8 Extended Transfer Start/Address Latch Enable

The  $\overline{\text{FB\_TS}}$ / $\overline{\text{FB\_ALE}}$  signal indicates that a bus transaction has begun and the address and attributes are valid. By default, the  $\overline{\text{FB\_TS}}$ / $\overline{\text{FB\_ALE}}$  signal asserts for a single bus clock cycle. When  $\text{CSCR}_n[\text{EXTS}]$  is set, the  $\overline{\text{FB\_TS}}$ / $\overline{\text{FB\_ALE}}$  signal asserts and remain asserted until the first positive clock edge after  $\text{FB\_CS}_n$  asserts. See the following figure.

#### NOTE

When  $\text{EXTS}$  is set,  $\text{CSCR}_n[\text{WS}]$  must be programmed to have at least one primary wait state.




Figure 33-53. Read-Bus Cycle with  $\text{CSCR}_n[\text{EXTS}] = 1$  (One Wait State)

### 33.4.9 Bus Errors

If the auto-acknowledge feature is not enabled for the address that generates the error, the bus cycle can be terminated by asserting  $\overline{\text{FB\_TA}}$ . If the processor must manage a bus error differently, asserting an interrupt to the core along with  $\overline{\text{FB\_TA}}$  when the bus error occurs can invoke an interrupt handler.

The types of accesses that cause the access to terminate with a bus error are:

- Writes to write-protected region
- Address with no hit to any chip select
- Address with hits to multiple chip selects
- Writes to reserved addresses in the memory map
- Writes to reserved bits in the CSPMCR register
- FlexBus accesses when the FlexBus is secure

Also, the device can hang if the FlexBus is configured for external termination and the CSPMCR is not configured for  $\overline{\text{FB\_TA}}$ .

## 33.5 Initialization/Application Information

### 33.5.1 Initializing a Chip Select

To initially use a chip select:

1. Configure the CSAR register.
2. Configure the CSCR register.
3. Configure the CSMR register, setting the valid bit.

The CSPMCR register is not required to be part of this procedure. However, it should only be configured when the FlexBus is idle. The corresponding chip select can be valid.

### 33.5.2 Reconfiguring a Chip Select

To reconfigure a previously-used chip select, the chip select must be specified as invalid as shown below:

1. Clear the CSMR register's valid bit.
2. Change settings in the CSAR register as necessary.
3. Change settings in the CSCR register as necessary.
4. Change settings in the CSMR register as necessary, and set the valid bit.

The CSPMCR register is not required to be part of this procedure. However, it should only be altered when the FlexBus is idle. The corresponding chip select can be valid.

# Chapter 34

## DDR1/2/LP SDRAM Memory Controller (DDRMC)

### 34.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The memory controller supports high performance applications for 16-bit or 8-bit DDR1, DDR2, or LPDDR SDRAM memories.

#### 34.1.1 Block Diagram

Figure 34-1 shows a high-level block diagram of the DDR SDRAM controller.




Figure 34-1. DDRMC Block Diagram

## 34.1.2 Features

The features of the memory controller include:

- Supports dual data rate (DDR1, DDR2, LPDDR) SDRAM
- Fully pipelined command, read, and write data interfaces to the memory controller
- Advanced bank look-ahead features for high memory throughput
- Programmable register interface to control memory device parameters and protocols including auto pre-charge
- Full initialization of memory on memory controller reset
- Programmable memory datapath size of full memory data width (16-bit) or half memory data width (8-bit)
- Supports 1 chip select
- Supports up to 8-bank DDR devices
- Synchronous mode operation: maximum clock frequency\data rate is 150Mhz/6000MBps
- Asynchronous mode operation: maximum clock frequency\data rate is 150Mhz/600MBps
- On-die termination (ODT), DDR2 only
- Automatic refresh generation with programmable refresh intervals
- Self-refresh and power-down modes to reduce system power consumption.

The features of the PHY controller include:

- DRAMC controller interface compliant to standard DFI spec ver 1.0

## 34.2 Modes of Operation

The memory controller can operate in the following modes.

### 34.2.1 Main Modes

- DDR1
- DDR2
- LPDDR

### 34.2.2 Low Power Modes

There are five low power modes available with the memory controller. These low power modes are available to each main mode. The low power modes are listed below from least to most power saving.

**NOTE**

It is not possible to exit one low power mode and enter another low power mode simultaneously. Plan for a minimum delay between exit and entry of the two low power modes of 15 cycles in which the memory controller must remain stable.

**34.2.2.1 Memory Power-Down**

The memory controller sets the memory devices into power-down, which reduces the overall power consumption of the system, but has the least effect of all the low power modes. In this mode, the memory controller and memory clocks are fully operational, but the CKE input bit to the memory devices is negated. The memory controller continues to monitor memory refresh needs and automatically brings the memory out of power-down to perform these refreshes. When a refresh is required, the CKE input bit to the memory devices is re-enabled, which brings the memory devices out of power-down. After the refresh completes, the memory devices are returned to power-down by negating the CKE input bit.

**34.2.2.2 Memory Power-Down with Memory Clock Gating**

This mode is for LPDDR memory devices, which allow clock gating. The memory controller sets the memory devices into power-down and gates off the clock to the memory devices. Refreshes are handled as in the memory power-down mode (mode 1), with the exception that gating on the memory clock is removed before asserting the CKE pin. After the refresh completes, the memory devices are returned to power-down with the clock gated. Before the memory devices are removed from power-down, the clock is gated on again.

**NOTE**

Do not use this mode for memory devices that do not support memory clock gating. Clock gating is not supported for standard DDR1 and DDR2 devices. When set into this mode anyway, the memory controller attempts to place the memory devices into power-down and tries to gate off the memory clock. The memory then functions unpredictably and may hang.

### 34.2.2.3 Memory Self-Refresh

The memory controller sets the memory devices into self-refresh. In this mode, the memory controller and memory clocks are fully operational and the CKE input bit to the memory devices is negated. Since the memory automatically refreshes its contents, the memory controller does not need to send explicit refreshes to the memory.

### 34.2.2.4 Memory Self-Refresh with Memory Clock Gating

This mode is for LPDDR memory devices, which allow clock gating. The memory controller sets the memory devices into self-refresh and gates off the clock to the memory devices. Before the memory devices are removed from self-refresh, the clock are gated on again.

### 34.2.2.5 Memory Self-Refresh with Memory and Controller Clock Gating

This mode is for LPDDR memory devices, which allow clock gating. This is the deepest low power mode of the memory controller. The memory controller sets the memory devices into self-refresh and gates off the clock to the memory devices. In addition, the clock to the memory controller and the programming parameters are gated off, except to a small portion of the PHY/RCR, which must remain active to maintain the lock. Before the memory devices are removed from self-refresh, the memory controller and memory clocks are gated on.

## 34.3 Signal Descriptions

Table 34-1 describes the memory controller's external memory interface signals.

**Table 34-1. Signal Properties**

Name	Function	I/O	Reset	Pull UP
DDR_A[10:0]	Selects the column when $\overline{\text{DDR\_CAS}}$ is asserted.	O	0x0	Active
DDR_A[14:0]	Selects the row when $\overline{\text{DDR\_RAS}}$ is asserted.			

*Table continues on the next page...*

Table 34-1. Signal Properties (continued)

Name	Function	I/O	Reset	Pull UP
DDR_BA[2:0]	Selects 1 of 8 SDRAM Banks when $\overline{\text{DDR\_RAS}}$ is asserted (precharge or active) or when $\overline{\text{DDR\_CAS}}$ is asserted (read or write).  000 – Bank1 001 – Bank2 ----- 111 – Bank8	O	0x0	Active
$\overline{\text{DDR\_CAS}}$	Column address select	O	1	Active
DDR_CKE	Clock enable. Asserts when the clock is valid	O	0	Active
DDR_CLK	Differential clock	O	0	Active
$\overline{\text{DDR\_CLK}}$		O	1	Active
$\overline{\text{DDR\_CS}}$	Chip select	O	1	Active
DDR_DQ[15:0]	Write or read data from the SDRAM	I/O	–	Active
DDR_DM[1:0]	Data mask:  00 No mask  01 Low byte mask enable  10 High byte mask enable  11 Low and high byte masks enable	O	11	Active
DDR_DQS[1:0]	Single-ended data strobe:  00 No strobe  01 Low byte strobe enable  10 High byte strobe enable  11 Low and high byte strobes enable	I/O	–	Active
DDR_ODT	On-die-termination	O	0	Active
$\overline{\text{DDR\_RAS}}$	Row address select	O	1	Active
$\overline{\text{DDR\_WE}}$	Write enable	O	1	Active
DDR_VREF	Voltage supply reference	–	–	–
DDR_VTT[1:0]	Voltage supply for termination resistors	–	–	–

### 34.3.1 Detailed Signal Descriptions

Table 34-2 describes the external signals in more detail with timing to DDR\_CLK and how the signals interact with each other.

**Table 34-2. Detailed Signal Descriptions**

Signal	I/O	Description	
DDR_A[14:0]	O	Provides the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0 and BA1. The address outputs also provide the op-code during a MODE REGISTER SET command. BA0, BA1, and BA2 define which mode register is loaded during the MODE REGISTER SET (MRS or EMRS's)	
		<b>Timing</b>	Assertion/Negation— Occurs synchronously with $\overline{\text{DDR\_CLK}}$
DDR_BA[2:0]	O	BA0, BA1, and BA2 define which 1 of 8 banks an ACTIVE, READ, WRITE, or PRECHARGE command is being applied to.	
		<b>Timing</b>	Assertion/Negation— Occurs synchronously with DDR_CLK
DDR_CAS	O	Command input. Along with DDR_CS, DDR_RAS, and DDR_WE, defines the current command.	
		<b>State Meaning</b>	Please see Table 34-3 for SDRAM commands.
		<b>Timing</b>	Assertion/Negation— Occurs synchronously with DDR_CLK
DDR_CKE	O	CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding DDR_CLK, $\overline{\text{DDR\_CLK}}$ , and DDR_CKE, are disabled during POWER DOWN or SELF REFRESH.	
DDR_CLK $\overline{\text{DDR\_CLK}}$	O	DDR_CLK and $\overline{\text{DDR\_CLK}}$ are differential clock outputs. All address and control output signals are sent on the crossing of the positive edge of DDR_CLK and the negative edge of $\overline{\text{DDR\_CLK}}$ . Output data is referenced to the crossing of DDR_CLK and $\overline{\text{DDR\_CLK}}$ (both directions of crossing).	
		<b>Timing.</b>	Command signals are synchronous with the rising edge of the clock. Data signals can change on both the rising and falling edge of the clock.
DDR_CS	0	DDR_CS provides for an external chip selection. $\overline{\text{DDR\_CS}}$ is considered part of the command code.	
		<b>State Meaning</b>	Asserted— Commands for the selected chip will occur Negated—All commands are masked
		<b>Timing</b>	Assertion/Negation— Occurs synchronously with DDR_CLK
DDR_D[15:0]	I/O	Data bus	
		<b>Timing</b>	Assertion/Negation— Occurs on both crossing of DDR_CLK and $\overline{\text{DDR\_CLK}}$ on write command. Synchronous with DDR_DQS input on read command.
DDR_DM[1:0]	O	Output mask signal for write data. During Reads, DDR_DM[1:0] may be driven high, low, or floating.	
		<b>State Meaning</b>	Asserted— Data is written to SDRAM Negation— Data is masked
		<b>Timing</b>	Assertion/Negation— Occurs on both crossing of DDR_CLK.

Table continues on the next page...

**Table 34-2. Detailed Signal Descriptions (continued)**

Signal	I/O	Description
DDR_DQS[1:0]	I/O	Edge-aligned with read data, centered in write data. Used to capture data.
		<b>State Meaning</b> Asserted— Similar to a clock signal, the edges are more important than being asserted or negated.
		<b>Timing</b> Assertion/Negation—Occurs on both crossing of DDR_CLK and $\overline{\text{DDR\_CLK}}$ on write command. Asynchronous with DDR_CLK and $\overline{\text{DDR\_CLK}}$ on read command.
DDR_ODT	O	DDR_ODT enables termination resistance internal to the DDR2 SDRAM.
		<b>State Meaning</b> Asserted— Enable termination resistance Negation— Disable termination resistance
		<b>Timing</b> Assertion/Negation— Occurs synchronously with DDR_CLK
DDR_RAS	O	Command input. Along with $\overline{\text{DDR\_CS}}$ , $\overline{\text{DDR\_CAS}}$ , and $\overline{\text{DDR\_WE}}$ defines the current command.
		<b>State Meaning</b> Please see <a href="#">Table 34-3</a> for SDRAM commands.
		<b>Timing</b> Assertion/Negation— Occurs synchronously with DDR_CLK.
DDR_WE	O	Command input. Along with $\overline{\text{DDR\_CS}}$ , $\overline{\text{DDR\_CAS}}$ , and $\overline{\text{DDR\_RAS}}$ defines the current command.
		<b>State Meaning</b> Please see <a href="#">Table 34-3</a> for SDRAM commands.
		<b>Timing</b> Assertion/Negation— Occurs synchronously with DDR_CLK.
DDR_VREF	—	SDRAM reference voltage. Reference voltage for differential SSTL I/O pad cells. Should be half the voltage of the memory used in the system. For example, 2.5V DDR results in an DDR_VREF of 1.25V. See the device's datasheet for the voltages and tolerances for the various memory modes.

**Table 34-3. SDRAM Commands**

Function	CKE	CS	RAS	CAS	WE	BA[2:0]	A[10]	A
(Extended) mode register set	H	L	L	L	L	V	V	V
Refresh	H	L	L	L	H	X	X	X
Self refresh entry	H → L	L	L	L	H	X	X	X
Self refresh exit	L → H	H	X	X	X	X	X	X
		L	H	H	H			
Single bank precharge	H	L	L	H	L	V	L	X
Precharge all banks	H	L	L	H	H	V	V	V
Bank activate	H	L	L	H	H	V	V	V
Write	H	L	H	L	L	V	L	V
Write with auto-precharge	H	L	H	L	L	V	H	V
Read	H	L	H	L	H	V	L	V
Read with auto-precharge	H	L	H	L	H	V	H	V

Table continues on the next page...

**Table 34-3. SDRAM Commands (continued)**

Function	CKE	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	BA[2:0]	A[10]	A
No operation	H	L	H	H	H	X	X	X
Device deselect	H	H	X	X	X	X	X	X
Power down entry	H → L	H	X	X	X	X	X	X
		L	H	H	H			
Power down exit	L → H	H	X	X	X	X	X	X
		L	H	H	H			
H = High L = Low V = Valid X = Don't Care								

## 34.4 Memory Map and Registers

### DDR memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400A_E000	DDR Control Register 0 (DDR_CR00)	32	R/W	2040_0000h	<a href="#">34.4.1/934</a>
400A_E004	DDR Control Register 1 (DDR_CR01)	32	R	0002_0B10h	<a href="#">34.4.2/935</a>
400A_E008	DDR Control Register 2 (DDR_CR02)	32	R/W	0000_0000h	<a href="#">34.4.3/936</a>
400A_E00C	DDR Control Register 3 (DDR_CR03)	32	R/W	0000_0000h	<a href="#">34.4.4/936</a>
400A_E010	DDR Control Register 4 (DDR_CR04)	32	R/W	0000_0000h	<a href="#">34.4.5/938</a>
400A_E014	DDR Control Register 5 (DDR_CR05)	32	R/W	0000_0000h	<a href="#">34.4.6/938</a>
400A_E018	DDR Control Register 6 (DDR_CR06)	32	R/W	0000_0000h	<a href="#">34.4.7/939</a>
400A_E01C	DDR Control Register 7 (DDR_CR07)	32	R/W	0000_0000h	<a href="#">34.4.8/940</a>
400A_E020	DDR Control Register 8 (DDR_CR08)	32	R/W	0000_0000h	<a href="#">34.4.9/941</a>

Table continues on the next page...

## DDR memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400A_E024	DDR Control Register 9 (DDR_CR09)	32	R/W	0000_0000h	<a href="#">34.4.10/942</a>
400A_E028	DDR Control Register 10 (DDR_CR10)	32	R/W	0000_0000h	<a href="#">34.4.11/943</a>
400A_E02C	DDR Control Register 11 (DDR_CR11)	32	R/W	0000_0000h	<a href="#">34.4.12/944</a>
400A_E030	DDR Control Register 12 (DDR_CR12)	32	R/W	0000_0000h	<a href="#">34.4.13/945</a>
400A_E034	DDR Control Register 13 (DDR_CR13)	32	R/W	0000_0000h	<a href="#">34.4.14/946</a>
400A_E038	DDR Control Register 14 (DDR_CR14)	32	R	0000_0000h	<a href="#">34.4.15/947</a>
400A_E03C	DDR Control Register 15 (DDR_CR15)	32	R/W	0000_0000h	<a href="#">34.4.16/947</a>
400A_E040	DDR Control Register 16 (DDR_CR16)	32	R/W	0000_0000h	<a href="#">34.4.17/948</a>
400A_E044	DDR Control Register 17 (DDR_CR17)	32	R/W	0000_0000h	<a href="#">34.4.18/949</a>
400A_E048	DDR Control Register 18 (DDR_CR18)	32	R/W	0000_0000h	<a href="#">34.4.19/949</a>
400A_E04C	DDR Control Register 19 (DDR_CR19)	32	R/W	0000_0000h	<a href="#">34.4.20/950</a>
400A_E050	DDR Control Register 20 (DDR_CR20)	32	R/W	0C00_0000h	<a href="#">34.4.21/951</a>
400A_E054	DDR Control Register 21 (DDR_CR21)	32	R/W	0000_0400h	<a href="#">34.4.22/952</a>
400A_E058	DDR Control Register 22 (DDR_CR22)	32	R/W	0000_0400h	<a href="#">34.4.23/953</a>
400A_E05C	DDR Control Register 23 (DDR_CR23)	32	R (reads zero)	0000_0000h	<a href="#">34.4.24/953</a>
400A_E060	DDR Control Register 24 (DDR_CR24)	32	R (reads zero)	0000_0000h	<a href="#">34.4.25/953</a>
400A_E064	DDR Control Register 25 (DDR_CR25)	32	R/W	0000_0000h	<a href="#">34.4.26/954</a>
400A_E068	DDR Control Register 26 (DDR_CR26)	32	R/W	0000_0000h	<a href="#">34.4.27/955</a>
400A_E06C	DDR Control Register 27 (DDR_CR27)	32	R/W	0000_0000h	<a href="#">34.4.28/956</a>
400A_E070	DDR Control Register 28 (DDR_CR28)	32	R/W	0000_0000h	<a href="#">34.4.29/957</a>

Table continues on the next page...

## DDR memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400A_E074	DDR Control Register 29 (DDR_CR29)	32	R/W	0000_0000h	<a href="#">34.4.30/959</a>
400A_E078	DDR Control Register 30 (DDR_CR30)	32	R/W	0000_0000h	<a href="#">34.4.31/960</a>
400A_E07C	DDR Control Register 31 (DDR_CR31)	32	R/W	0000_0000h	<a href="#">34.4.32/961</a>
400A_E080	DDR Control Register 32 (DDR_CR32)	32	R	0000_0000h	<a href="#">34.4.33/962</a>
400A_E084	DDR Control Register 33 (DDR_CR33)	32	R	0000_0000h	<a href="#">34.4.34/962</a>
400A_E088	DDR Control Register 34 (DDR_CR34)	32	R/W	0000_0000h	<a href="#">34.4.35/963</a>
400A_E08C	DDR Control Register 35 (DDR_CR35)	32	R	0000_0000h	<a href="#">34.4.36/964</a>
400A_E090	DDR Control Register 36 (DDR_CR36)	32	R (reads zero)	0000_0000h	<a href="#">34.4.37/965</a>
400A_E094	DDR Control Register 37 (DDR_CR37)	32	R/W	0000_0000h	<a href="#">34.4.38/966</a>
400A_E098	DDR Control Register 38 (DDR_CR38)	32	R/W	0000_0000h	<a href="#">34.4.39/967</a>
400A_E09C	DDR Control Register 39 (DDR_CR39)	32	R/W	0000_0000h	<a href="#">34.4.40/968</a>
400A_E0A0	DDR Control Register 40 (DDR_CR40)	32	R/W	0000_0000h	<a href="#">34.4.41/969</a>
400A_E0A4	DDR Control Register 41 (DDR_CR41)	32	R/W	0000_0000h	<a href="#">34.4.42/970</a>
400A_E0A8	DDR Control Register 42 (DDR_CR42)	32	R/W	0000_0000h	<a href="#">34.4.43/971</a>
400A_E0AC	DDR Control Register 43 (DDR_CR43)	32	R/W	0000_0000h	<a href="#">34.4.44/971</a>
400A_E0B0	DDR Control Register 44 (DDR_CR44)	32	R/W	0000_0000h	<a href="#">34.4.45/973</a>
400A_E0B4	DDR Control Register 45 (DDR_CR45)	32	R/W	0000_0000h	<a href="#">34.4.46/974</a>
400A_E0B8	DDR Control Register 46 (DDR_CR46)	32	R/W	0000_0000h	<a href="#">34.4.47/975</a>
400A_E0BC	DDR Control Register 47 (DDR_CR47)	32	R/W	0000_0000h	<a href="#">34.4.48/976</a>
400A_E0C0	DDR Control Register 48 (DDR_CR48)	32	R/W	0000_0000h	<a href="#">34.4.49/978</a>


Table continues on the next page...

## DDR memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400A_E0C4	DDR Control Register 49 (DDR_CR49)	32	R/W	0000_0000h	<a href="#">34.4.50/979</a>
400A_E0C8	DDR Control Register 50 (DDR_CR50)	32	R/W	0000_0000h	<a href="#">34.4.51/980</a>
400A_E0CC	DDR Control Register 51 (DDR_CR51)	32	R/W	0000_0400h	<a href="#">34.4.52/981</a>
400A_E0D0	DDR Control Register 52 (DDR_CR52)	32	R/W	0000_0000h	<a href="#">34.4.53/982</a>
400A_E0D4	DDR Control Register 53 (DDR_CR53)	32	R/W	0000_0000h	<a href="#">34.4.54/983</a>
400A_E0D8	DDR Control Register 54 (DDR_CR54)	32	R/W	0000_0000h	<a href="#">34.4.55/984</a>
400A_E0DC	DDR Control Register 55 (DDR_CR55)	32	R/W	0000_0000h	<a href="#">34.4.56/984</a>
400A_E0E0	DDR Control Register 56 (DDR_CR56)	32	R/W	0000_0000h	<a href="#">34.4.57/985</a>
400A_E0E4	DDR Control Register 57 (DDR_CR57)	32	R/W	0000_0000h	<a href="#">34.4.58/986</a>
400A_E0E8	DDR Control Register 58 (DDR_CR58)	32	R (reads zero)	0000_0000h	<a href="#">34.4.59/987</a>
400A_E0EC	DDR Control Register 59 (DDR_CR59)	32	R (reads zero)	0000_0000h	<a href="#">34.4.60/987</a>
400A_E0F0	DDR Control Register 60 (DDR_CR60)	32	R (reads zero)	0000_0000h	<a href="#">34.4.61/988</a>
400A_E0F4	DDR Control Register 61 (DDR_CR61)	32	R (reads zero)	0000_0000h	<a href="#">34.4.62/988</a>
400A_E0F8	DDR Control Register 62 (DDR_CR62)	32	R (reads zero)	0000_0000h	<a href="#">34.4.63/989</a>
400A_E0FC	DDR Control Register 63 (DDR_CR63)	32	R (reads zero)	0000_0000h	<a href="#">34.4.64/989</a>
400A_E180	RCR Control Register (DDR_RCR)	32	R/W	0000_0000h	<a href="#">34.4.65/990</a>
400A_E1AC	I/O Pad Control Register (DDR_PAD_CTRL)	32	R/W	0000_0200h	<a href="#">34.4.66/990</a>

### 34.4.1 DDR Control Register 0 (DDR\_CR00)

Address: DDR\_CR00 is 400A\_E000h base + 0h offset = 400A\_E000h



#### DDR\_CR00 field descriptions

Field	Description
31–16 VERSION	Version Shows the version number of the memory controller. Reads as 0x2040.
15–12 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
11–8 DDRCLS	DRAM Class Defines the mode of operation of the memory controller.  0000 DDR 0001 LPDDR 0010 Reserved 0011 Reserved 0100 DDR2 0101 Reserved 0110 Reserved 1111 Reserved
7–1 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
0 START	Start Initiates CMD processing in the memory controller.

## 34.4.2 DDR Control Register 1 (DDR\_CR01)

Address: DDR\_CR01 is 400A\_E000h base + 4h offset = 400A\_E004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0														CSMAX	
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0				MAXCOL				0			MAXROW				
W	[Shaded]															
Reset	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	0

### DDR\_CR01 field descriptions

Field	Description
31–18 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
17–16 CSMAX	Chip Select Maximum Maximum number of chip selects supported by the memory controller. <b>NOTE:</b> This field may not necessarily indicate how many chip selects are available externally on this device.  00 Zero 01 One 10 Two 11 Reserved
15–12 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
11–8 MAXCOL	Maximum Column Maximum width of the column address in the DRAM devices. This value can be used to set the CR25[COLSIZ] field, where: COLSIZ = MAXCOL minus number of column bits in the memory device  0000 0 0001 1 ---- ---- 1011 11 1100 Reserved 1101 Reserved 1110 Reserved 1111 Reserved


Table continues on the next page...

**DDR\_CR01 field descriptions (continued)**

Field	Description
7-5 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
4-0 MAXROW	Maximum Row Maximum width of the memory address bus. This field always reads 0x10. This value can be used to set the CR25[ADDPINS] field, where: ADDPINS = MAXROW minus number of row bits in the memory device.

**34.4.3 DDR Control Register 2 (DDR\_CR02)**

Address: DDR\_CR02 is 400A\_E000h base + 8h offset = 400A\_E008h




**DDR\_CR02 field descriptions**

Field	Description
31-28 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
27-24 INITAREF	Initialization Auto-Refresh Number of auto-refresh commands to execute during DRAM initialization.
23-0 TINIT	Time Initialization Defines the DRAM initialization time in cycles.

**34.4.4 DDR Control Register 3 (DDR\_CR03)**

Address: DDR\_CR03 is 400A\_E000h base + Ch offset = 400A\_E00Ch




## DDR\_CR03 field descriptions

Field	Description
31–29 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
28–24 TCCD	Time CAS-to-CAS Delay  DRAM CAS-to-CAS parameter in cycles.
23–20 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
19–16 WRLAT	Write Latency  Defines the DRAM write latency (WRLAT) when the write command is issued to the time the write data is presented to the DRAM devices in cycles.  <b>NOTE:</b> This parameter must be set to 0x1 when the memory controller is in DDR1 mode.
15–12 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
11–8 LATGATE	Latency Gate  Adjusts data capture gate open time by half cycles. This parameter is programmed differently than LATLIN field when there are fixed offsets in the flight path between the memories and the memory controller for clock gating. When this field is larger than LATLIN, the data capture window becomes shorter. A value smaller than LATLIN may have no effect on the data capture window, depending on the fixed offsets in the ASIC and the board.
7–4 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
3–0 LATLIN	Latency Linear  Sets the CAS latency linear value in half cycle increments. This sets an internal adjustment for the delay from when the read command is sent from the memory controller to when data is received back.  The window of time in which the data is captured is a fixed length. This field adjusts the start of this data capture window.  Not all linear values are supported for the memory devices being used. Refer to the device's data sheet for valid values.  0000 Reserved 0001 Reserved 0010 1 cycle 0011 1.5 cycles ----- 1111 7.5 cycles

### 34.4.5 DDR Control Register 4 (DDR\_CR04)

Address: DDR\_CR04 is 400A\_E000h base + 10h offset = 400A\_E010h




#### DDR\_CR04 field descriptions

Field	Description
31–24 TRASMIN	Time RAS Minimum Defines the DRAM minimum row active time (TRAS_MIN) in cycles.
23–22 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
21–16 TRC	Defines the DRAM period between active commands for the same bank (TRC) in cycles.
15–11 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
10–8 TRRD	Defines the DRAM activate-to-activate delay for different banks (TRRD) in cycles.
7–3 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
2–0 TBINT	Time Burst Interrupt Interval DRAM burst interrupt interval in cycles.

### 34.4.6 DDR Control Register 5 (DDR\_CR05)

Address: DDR\_CR05 is 400A\_E000h base + 14h offset = 400A\_E014h



## DDR\_CR05 field descriptions

Field	Description
31–29 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
28–24 TMRD	DRAM TMRD parameter in cycles.
23–19 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
18–16 TRTP	Time Read-To-Precharge Defines the DRAM read to precharge time (TRTP) in cycles.
15–12 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
11–8 TRP	Defines the DRAM precharge command time (TRP) in cycles.
7–4 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
3–0 TWTR	Time Write-To-Read Sets the number of cycles needed to switch from a write to a read operation, as dictated by the DDR SDRAM specification.

## 34.4.7 DDR Control Register 6 (DDR\_CR06)

Address: DDR\_CR06 is 400A\_E000h base + 18h offset = 400A\_E018h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0								INTWBR	TRASMAX										TMOD													
W																																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## DDR\_CR06 field descriptions

Field	Description
31–25 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
24 INTWBR	Interrupt Write Burst

*Table continues on the next page...*

**DDR\_CR06 field descriptions (continued)**

Field	Description
	Allows the controller to interrupt a write burst to the DRAMs with a read command. <b>NOTE:</b> Some memory devices do not support this functionality.  0 Read commands cannot interrupt write commands 1 Read commands can interrupt write commands
23–8 TRASMAY	Time Row Access Maximum  Defines the DRAM maximum row active time (TRAS_MAX) in cycles.
7–0 TMOD	Time Mode  Defines the number of cycles of wait time between mode commands. For write leveling, this is defined as the number of cycles of wait time after a MRS command to the ODT enable.

**34.4.8 DDR Control Register 7 (DDR\_CR07)**

Address: DDR\_CR07 is 400A\_E000h base + 1Ch offset = 400A\_E01Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	Reserved							CCAPEN	0							AP
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0			TCKESR					0				CLKPW			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DDR\_CR07 field descriptions**

Field	Description
31–25 Reserved	Reserved  This field is reserved. Must be cleared.
24 CCAPEN	Concurrent Auto-Precharge Enable  Allows controller to issue commands to other banks while a bank is in auto precharge. Some DRAM devices do not allow one bank to auto pre-charge while another bank is reading or writing. The JEDEC standard allows concurrent auto pre-charge. Set this parameter for the DRAM device being used.  0 Disabled 1 Enabled

Table continues on the next page...

## DDR\_CR07 field descriptions (continued)

Field	Description
23–17 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
16 AP	Auto Precharge Enables auto pre-charge mode of the memory controller.  0 Disabled 1 Enabled
15–13 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
12–8 TCKESR	Time Clock low Self Refresh Minimum CLK low pulse width during self-refresh.
7–3 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
2–0 CLKPW	Clock Pulse Width Minimum CLK pulse width in cycles.

## 34.4.9 DDR Control Register 8 (DDR\_CR08)

Address: DDR\_CR08 is 400A\_E000h base + 20h offset = 400A\_E020h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0			TDAL								0			TWR				TRASDI								0				TRAS		
W	0			0								0			0				0								0				0		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## DDR\_CR08 field descriptions

Field	Description
31–29 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
28–24 TDAL	Defines the auto-precharge write recovery time when auto-precharge is enabled (CR01[AP] is set), in cycles. This is defined internally as $t_{RP}$ (pre-charge time) + auto-precharge write recovery time. Not all memories use this parameter. If $t_{DAL}$ is defined in the memory specification, then program this parameter to the specified value. If the memory does not specify a $t_{DAL}$ time, then program this parameter to $t_{WR} + t_{RP}$ .

*Table continues on the next page...*

**DDR\_CR08 field descriptions (continued)**

Field	Description
	<b>NOTE:</b> Do not program this parameter with a value of 0x0. Else, the memory controller does not function properly when auto-precharge is enabled.
23–21 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
20–16 TWR	Time Write Recovery  Defines the DRAM write recovery time (TWR) parameter in cycles.
15–8 TRASDI	Time RAS-to-CAS Delay Interval  Defines the DRAM RAS-to-CAS delay in cycles.
7–1 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
0 TRAS	Time RAS lockout  Defines the $t_{RAS}$ lockout setting for the DRAM device. $t_{RAS}$ lockout allows the memory controller to execute auto pre-charge commands before the TRAS_MIN parameter expires.  0 $t_{RAS}$ lockout not supported by memory device 1 $t_{RAS}$ lockout supported by memory device

**34.4.10 DDR Control Register 9 (DDR\_CR09)**

Address: DDR\_CR09 is 400A\_E000h base + 24h offset = 400A\_E024h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0						BSTLEN			0						NOCMD
W	[Shaded]						[Shaded]			[Shaded]						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TDLL															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DDR\_CR09 field descriptions**

Field	Description
31–27 Reserved	Reserved  This read-only field is reserved and always has the value zero.

*Table continues on the next page...*

## DDR\_CR09 field descriptions (continued)

Field	Description
	Must be cleared
26–24 BSTLEN	<p>Burst Length</p> <p>Defines the memory burst length encoding that will be programmed into the DRAM devices at initialization. The mode is programmed in the dram_class parameter.</p> <p>000 Reserved.</p> <p>001 Two memory words - only applicable if the reduc parameter is set to 'b0 for operation in full datapath mode. Applicable for these memory systems: DDR1 (dram_class = 'b0000) LPDDR1 (dram_class = 'b0001).</p> <p>010 Four memory words. Applicable for these memory systems: DDR1 (dram_class = 'b0000) LPDDR1 (dram_class = 'b0001) DDR2 (dram_class = 'b0100).</p> <p>011 Eight memory words. Applicable for these memory systems: DDR1 (dram_class = 'b0000) LPDDR1 (dram_class = 'b0001).</p> <p>0100 Reserved</p> <p>---- ----</p> <p>1111 Reserved.</p>
23–17 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero.</p> <p>Must be cleared</p>
16 NOCMD	<p>No Command</p> <p>Disable DRAM commands until DLL initialization is complete and TDLL expires.</p> <p>0 Issue only REF and PRE commands during DLL initialization of the DRAM devices. If PRE commands are issued before DLL initialization is complete, the command is executed immediately and the DLL initialization continues.</p> <p>1 Do not issue any type of command during DLL initialization of the DRAM devices. If any other commands are issued, they are held until DLL initialization completes.</p>
15–0 TDLL	<p>Time DLL</p> <p>DLL lock time in cycles.</p>

## 34.4.11 DDR Control Register 10 (DDR\_CR10)

Address: DDR\_CR10 is 400A\_E000h base + 28h offset = 400A\_E028h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0				TRPAB				TCPD								0		TFAW													
W	0				0				0								0		0													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

## DDR\_CR10 field descriptions

Field	Description
31–28 Reserved	Reserved

Table continues on the next page...

**DDR\_CR10 field descriptions (continued)**

Field	Description
	This read-only field is reserved and always has the value zero. Must be cleared
27–24 TRPAB	TRP All Bank DRAM TRP All Bank parameter in cycles.
23–8 TCPD	Time Clock Enable to Precharge Delay Defines the DRAM TCPD (clock enable to precharge delay time) parameter in cycles.
7–6 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared
5–0 TFAW	Time FAW Defines the DRAM $t_{FAW}$ parameter in cycles.

**34.4.12 DDR Control Register 11 (DDR\_CR11)**

Address: DDR\_CR11 is 400A\_E000h base + 2Ch offset = 400A\_E02Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
R	0							TREFEN	0							AREFMODE	
W	[Shaded]									[Shaded]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0							AREF	0							REGDIMM	
W	[Shaded]									[Shaded]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DDR\_CR11 field descriptions**

Field	Description
31–25 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
24 TREFEN	Enables refresh commands. If command refresh mode is configured, then refresh commands are automatically issued based on the internal CR31[TREF] counter and any refresh commands sent through the command interface or the register interface.  0 Refresh commands disabled

*Table continues on the next page...*

## DDR\_CR11 field descriptions (continued)

Field	Description
	1 Refresh commands enabled
23–17 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
16 AREFMODE	Auto Refresh Mode Define auto refresh to occur at the next burst or command boundary. 0 Issue refresh on the next DRAM burst boundary, even if the current command is not complete 1 Issue refresh on the next command boundary. If a refresh is required to memory, the controller delays this refresh until the end of the current transaction (if the transaction is fully contained inside a single page), or until the current transaction hits the end of the current page.
15–9 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared
8 AREF	Auto Refresh Trigger auto-refresh at boundary specified by AUTO_REFRESH_MODE. This bit always reads zero. If there are any open banks when this parameter is set, the memory controller automatically closes these banks before issuing the auto-refresh command. 0 No action 1 Issue auto-refresh to the DRAM devices
7–1 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared
0 REGDIMM	Registered DIMM Enables registered DIMM operations to control the address and command pipeline of the memory controller. 0 Normal operation 1 Enable registered DIMM operation

## 34.4.13 DDR Control Register 12 (DDR\_CR12)

Address: DDR\_CR12 is 400A\_E000h base + 30h offset = 400A\_E030h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																0															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DDR\_CR12 field descriptions**

Field	Description
31–30 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
29–16 TREF	Time Refresh Defines the DRAM cycles between refresh commands (TREF) in cycles.
15–10 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
9–0 TRFC	Time Refresh Command Defines the DRAM refresh command time (TRFC) in cycles.

**34.4.14 DDR Control Register 13 (DDR\_CR13)**

Address: DDR\_CR13 is 400A\_E000h base + 34h offset = 400A\_E034h



**DDR\_CR13 field descriptions**

Field	Description
31–17 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
16 PD	Power Down Disable clock enable and set DRAMs into the power-down state.  0 Enable full power state 1 The memory controller completes processing of the current burst for the current transaction (if any), issues a precharge all command, and disables the clock enable signal to the DRAM devices. Any subsequent commands in the command queue are suspended until this bit is cleared.
15–14 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
13–0 TREFINT	Reserved

### 34.4.15 DDR Control Register 14 (DDR\_CR14)

Address: DDR\_CR14 is 400A\_E000h base + 38h offset = 400A\_E038h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TXSR																TPDEX															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DDR\_CR14 field descriptions

Field	Description
31–16 TXSR	Time Exit Self Refresh Defines the DRAM self-refresh exit time (TXSR) in cycles.
15–0 TPDEX	Time Power Down Exit Defines the DRAM power-down exit command period in cycles.

### 34.4.16 DDR Control Register 15 (DDR\_CR15)

Address: DDR\_CR15 is 400A\_E000h base + 3Ch offset = 400A\_E03Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0							PUREF	0							SPEF	TXSNR																
W																																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DDR\_CR15 field descriptions

Field	Description
31–25 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
24 PUREF	Power Up Refresh Allows controller to exit power-down mode by executing a self-refresh instead of full memory initialization. This fields allows you to skip full initialization when the DRAM devices are in a known self-refresh state. <b>NOTE:</b> For this silicon revision, clear this bit. This may result in a $t_{XSNR}$ violation. Consult your memory vendor to understand the exact implications of this.  0 Disabled 1 Enabled
23–17 Reserved	Reserved


Table continues on the next page...

**DDR\_CR15 field descriptions (continued)**

Field	Description
	This read-only field is reserved and always has the value zero. Must be cleared.
16 SREF	Self Refresh Place DRAMs into self-refresh mode. 0 Disable self-refresh mode 1 Initiate self-refresh mode of the DRAM devices. The burst of the current transaction (if any) completes, all banks are closed, the self-refresh command is issued to the DRAM, and the clock enable signal is negated. The system remains in self-refresh mode until this bit is cleared. The DRAM devices return to normal operating mode after the self-refresh exit time (TXSR) of the device . The memory controller resumes processing of the commands from the interruption point.
15–0 TXSNR	TXSNR parameter Defines the DRAM TXSNR parameter in cycles.

**34.4.17 DDR Control Register 16 (DDR\_CR16)**

Address: DDR\_CR16 is 400A\_E000h base + 40h offset = 400A\_E040h



**DDR\_CR16 field descriptions**

Field	Description
31–21 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
20–16 LPCTRL	Low Power Control Controls entry into the low power modes. Bit[20]: Memory power-down mode (mode 1) Bit[19]: Memory power-down with memory clock gating mode (mode 2) Bit[18]: Memory self-refresh mode (mode 3) Bit[17]: Memory self-refresh with memory clock gating mode (mode 4) Bit[16]: Memory self-refresh with memory and controller clock gating mode (mode 5) 0 Disable 1 Enable
15–11 Reserved	Reserved This read-only field is reserved and always has the value zero.

*Table continues on the next page...*

## DDR\_CR16 field descriptions (continued)

Field	Description
	Must be cleared.
10–8 CLKDLY	Clock Delay Additional cycles to delay CLK for status reporting.
7–1 Reserved	This read-only field is reserved and always has the value zero.
0 QKREF	Quick Refresh Enable quick self-refresh. Allows user to interrupt memory initialization to enter self-refresh mode when a power loss is detected during the initialization process.  0 Continue memory initialization 1 Interrupt memory initialization and enter self-refresh mode

## 34.4.18 DDR Control Register 17 (DDR\_CR17)

Address: DDR\_CR17 is 400A\_E000h base + 44h offset = 400A\_E044h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	LPRFCNT																LPPDCNT															
W	LPRFCNT																LPPDCNT															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## DDR\_CR17 field descriptions

Field	Description
31–16 LPRFCNT	Low Power Refresh Count Counts the number of idle cycles to the next memory self-refresh low power mode.
15–0 LPPDCNT	Low Power Power Down Count Counts the number of idle cycles before memory power-down or power-down in memory clock gating low power modes.

## 34.4.19 DDR Control Register 18 (DDR\_CR18)

Address: DDR\_CR18 is 400A\_E000h base + 48h offset = 400A\_E048h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0											LPAUTO					LPEXCNT															
W	0											LPAUTO					LPEXCNT															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DDR\_CR18 field descriptions**

Field	Description
31–21 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
20–16 LPAUTO	Low Power Auto  Enables automatic entry into the low power mode on idle.  Bit[20]: Memory power-down mode (mode 1) Bit[19]: Memory power-down with memory clock gating mode (mode 2) Bit[18]: Memory self-refresh mode (mode 3) Bit[17]: Memory self-refresh with memory clock gating mode (mode 4) Bit[16]: Memory self-refresh with memory and controller clock gating mode (mode 5)  0 Automatic entry into this mode is disabled. You may enter the modes manually by setting the associated LPCTRL bit.  1 The controller/memory automatically enters this mode when the proper counters expire, and only if the associated LPCTRL is set.
15–0 LPEXTCNT	Low Power External Count  Counts the number of idle cycles before memory self-refresh in memory clock gating low power mode.

**34.4.20 DDR Control Register 19 (DDR\_CR19)**

Address: DDR\_CR19 is 400A\_E000h base + 4Ch offset = 400A\_E04Ch



**DDR\_CR19 field descriptions**

Field	Description
31–16 LPRFHOLD	Low Power Refresh Hold  Re-sync counter for DLL in clock gate mode. Sets the number of cycles that the memory controller waits before attempting to re-lock the DLL when using the controller clock gating mode low power mode. This counter is only used in this mode, the deepest low power mode.  When this counter expires, the DLL is ungated for at least 16 cycles during which the DLL attempts to re-lock. After 16 cycles elapse and the DLL locks, the DLL controller clock is gated again and the counter resets to this value. If the DLL requires more than 16 cycles to re-lock, then the ungated time is longer.
15–0 LPINTCNT	Low Power Interval Count  Counts the number of idle cycles before memory self-refresh in memory and controller clock gating low power mode.

*Table continues on the next page...*

## DDR\_CR19 field descriptions (continued)

Field	Description
	<b>NOTE:</b> This parameter must be programmed to a non-zero value for proper operation.

## 34.4.21 DDR Control Register 20 (DDR\_CR20)

Address: DDR\_CR20 is 400A\_E000h base + 50h offset = 400A\_E050h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
R	0								0				CKSRX				
W								WRMD									
Reset	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0				CKSRE				0				LPRE				
W																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

## DDR\_CR20 field descriptions

Field	Description
31–25 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
24 WRMD	Write Mode Register Write mode register data to the DRAMs.  The mode registers are automatically written at initialization of the memory controller. There is no need to initiate a mode register write after setting CR00[START], unless the values in these registers needs to be changed after initialization.  This parameter may not be changed when the memory is in power-down mode (CLK is negated).  0 No write occurs 1 Write the mode parameters (EMRS register) in the DRAM devices. This parameter always reads zero.
23–20 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
19–16 CKSRX	Clock Self Refresh Exit


Table continues on the next page...

**DDR\_CR20 field descriptions (continued)**

Field	Description
	Clock stable delay on self refresh exit. Sets the number of cycles to hold the clock stable before exiting self-refresh mode. The clock will run for a minimum of cksrx cycles before CLK rises.
15–12 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
11–8 CKSRE	Clock hold delay on self refresh entry. Sets the number of cycles to hold the clock stable after entering self-refresh mode. The clock will run for a minimum of cksre cycles after CLK falls.
7–2 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
1–0 LPRE	Low Power Refresh enable  Sets whether refreshes will occur while the memory controller is in one of the power-down modes.  <b>NOTE:</b> The refreshes will not occur while in any of the self-refresh modes.  <b>NOTE:</b> This parameter is active low.  00 Refreshes occur 01 Refreshes do not occur 10 Reserved 11 Reserved

**34.4.22 DDR Control Register 21 (DDR\_CR21)**

Address: DDR\_CR21 is 400A\_E000h base + 54h offset = 400A\_E054h



**DDR\_CR21 field descriptions**

Field	Description
31–16 MR1DAT0	Data to program into memory mode register 1 for chip select .
15–0 MR0DAT0	Data to program into memory mode register 0 for chip select .

### 34.4.23 DDR Control Register 22 (DDR\_CR22)

Address: DDR\_CR22 is 400A\_E000h base + 58h offset = 400A\_E058h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MR3DAT0																MR2DATA0															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

#### DDR\_CR22 field descriptions

Field	Description
31–16 MR3DAT0	Data to program into memory mode register 3 for chip select .
15–0 MR2DATA0	Data to program into memory mode register 2 for chip select .

### 34.4.24 DDR Control Register 23 (DDR\_CR23)

Address: DDR\_CR23 is 400A\_E000h base + 5Ch offset = 400A\_E05Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																0															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DDR\_CR23 field descriptions

Field	Description
31–16 Reserved	Reserved This read-only field is reserved and always has the value zero.
15–0 Reserved	Reserved This read-only field is reserved and always has the value zero.

### 34.4.25 DDR Control Register 24 (DDR\_CR24)

Address: DDR\_CR24 is 400A\_E000h base + 60h offset = 400A\_E060h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																0															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DDR\_CR24 field descriptions**

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 Reserved	This read-only field is reserved and always has the value zero.

**34.4.26 DDR Control Register 25 (DDR\_CR25)**

Address: DDR\_CR25 is 400A\_E000h base + 64h offset = 400A\_E064h



**DDR\_CR25 field descriptions**

Field	Description
31–28 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
27–24 APREBIT	Auto Precharge Bit  Location of the auto precharge bit in the DRAM address in decimal encoding.
23–19 Reserved	Reserved  This field is reserved. Must be cleared.
18–16 COLSIZ	Column Size  Difference between the 11 column pins available and the number being used. The user address is automatically shifted so that the user address space is mapped contiguously into the memory map based on the value of this parameter.  For details, refer to section “DDR SDRAM Address Mapping Options”.
15–11 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
10–8 ADDPINS	Address Pins  Defines the difference between the maximum number of address pins configured (16) and the actual number of pins used. The user address is automatically shifted so that the user address space is mapped contiguously into the memory map based on the value of this parameter.  For details, refer to section “DDR SDRAM Address Mapping Options”.

*Table continues on the next page...*

## DDR\_CR25 field descriptions (continued)

Field	Description
7–1 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
0 BNK8	Eight Bank Mode Number of banks on the DRAMs.  0 4 banks 1 8 banks

## 34.4.27 DDR Control Register 26 (DDR\_CR26)

Address: DDR\_CR26 is 400A\_E000h base + 68h offset = 400A\_E068h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0							BNKSPT	0							ADDCOL
W	[Shaded]								[Shaded]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CMDAGE								AGECNT							
W	[Shaded]								[Shaded]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## DDR\_CR26 field descriptions

Field	Description
31–25 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
24 BNKSPT	Bank Split enable For command queue placement logic.  0 Disabled 1 Enabled
23–17 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.


Table continues on the next page...

**DDR\_CR26 field descriptions (continued)**

Field	Description
16 ADDCOL	Address Collision enable  Enables address collision/data coherency detection as a condition when using the placement logic to fill the command queue.  0 Disable 1 Enable
15–8 CMDAGE	Command Age count  Initial value of individual command aging counters associated with each command in the command queue. When using the placement logic to fill the command queue, the command aging counters decrement one each time the master aging-rate counter counts down CR26[AGECNT] cycles.
7–0 AGECNT	Age Count  Initial value of master aging-rate counter for command aging. When using the placement logic to fill the command queue, the command aging counters are decremented one each time the master aging-rate counter counts down AGECNT cycles.

**34.4.28 DDR Control Register 27 (DDR\_CR27)**

Address: DDR\_CR27 is 400A\_E000h base + 6Ch offset = 400A\_E06Ch



**DDR\_CR27 field descriptions**

Field	Description
31–25 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
24 SWPEN	Swap Enable  Enables swapping of the active command for a new higher-priority command when using the placement logic.  0 Disabled 1 Enabled
23–17 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
16 RWEN	Read Write same Enable  Enable read/write grouping for command queue placement logic.

*Table continues on the next page...*

## DDR\_CR27 field descriptions (continued)

Field	Description
	0 Disabled 1 Enabled
15–9 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
8 PRIEN	Priority Enable Enable priority for command queue placement logic.  0 Disabled 1 Enabled
7–1 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
0 PLEN	Placement Enable Enable placement logic to fill the command queue.  0 Disabled. The command queue is a straight FIFO. 1 Enabled. The command queue is filled according to the placement logic factors.

## 34.4.29 DDR Control Register 28 (DDR\_CR28)

Address: DDR\_CR28 is 400A\_E000h base + 70h offset = 400A\_E070h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0							CMDLATR	0							BIGEND
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0							REDUC	0							CSMAP
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## DDR\_CR28 field descriptions

Field	Description
31–25 Reserved	Reserved This read-only field is reserved and always has the value zero.

Table continues on the next page...

## DDR\_CR28 field descriptions (continued)

Field	Description
	Must be cleared.
24 CMDLATR	Command Latency Reduction Enable Enable latency reduction within I/O cells of the PHY.  0 Disable 1 Enable
23–17 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
16 BIGEND	Big Endian Enable Set byte ordering as little endian or big endian.  0 Little endian 1 Big endian
15–9 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
8 REDUC	Controls the width of the memory datapath.  <b>NOTE:</b> The entire user datapath is used regardless of this setting. When operating in half datapath mode, only burst length value of 4 and 8 are supported.  0 16-bit — standard operation using full memory bus 1 8-bit — Memory datapath width is half of the maximum size. The upper half of the memory busses (DQ, DQS, and DM) are unused and relevant data only exists in the lower half of the busses.
7–1 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
0 CSMAP	Chip Select Map Defines if the chip select is enabled.  0 Chip select disabled 1 Chip select enabled

### 34.4.30 DDR Control Register 29 (DDR\_CR29)

Address: DDR\_CR29 is 400A\_E000h base + 74h offset = 400A\_E074h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								0							QFULL
W								RESYNC								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								0							WRLATR
W								FSTWR								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DDR\_CR29 field descriptions**

Field	Description
31–25 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
24 RESYNC	Resynchronize Initiate a DLL resync.  0 No effect 1 Initiate
23–18 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
17–16 QFULL	Queue Fullness Defines quantity of data that will be considered full for the command queue. When this value is reached, the <i>g_almost_full</i> signal will be driven to the user interface.
15–9 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.

Table continues on the next page...

**DDR\_CR29 field descriptions (continued)**

Field	Description
8 FSTWR	Fast Write Defines when write commands are issued to DRAM devices.  0 The memory controller issues a write command to the DRAM devices when it has received enough data for one DRAM burst. Write data can be sent in any cycle relative to the write command. This mode also allows for multi-word write command data to arrive in non-sequential cycles. 1 The memory controller issues a write command to the DRAM devices after the first word of the write data is received by the memory controller. The first word can be sent at any time relative to the write command. In this mode, multi-word write command data must be available to the memory controller in sequential cycles.
7-1 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
0 WRLATR	Write Latency Reduction enable Enable latency reduction in data path within the I/O cells of the PHY.  0 Disable 1 Enable

**34.4.31 DDR Control Register 30 (DDR\_CR30)**

Address: DDR\_CR30 is 400A\_E000h base + 78h offset = 400A\_E078h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
R	0								0								INTS TAT [-7:8]
W	INTACK																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	INTSTAT[7:0]								0								RSYNCRF
W																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**DDR\_CR30 field descriptions**

Field	Description
31-24 INTACK	Interrupt Acknowledge Clear the INTSTATUS parameter. This parameter will always read back as 0x0.

*Table continues on the next page...*

## DDR\_CR30 field descriptions (continued)

Field	Description
	0 No effect 1 Clear the corresponding bit in INTSTATUS
23–17 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
16–8 INTSTAT	Interrupt Status Status of interrupt features in the controller.  Bit[16]: Logical OR of INTSTATUS[7:0] Bit[15]: User-initiated DLL resync is finished Bit[14]: <i>dfi_int_complete</i> state change detected Bit[13]: Indicates that a register interface mode register write has finished and that another register interface mode register write may be issued Bit[12]: ODT enabled and CAS Latency 3 programmed error detected. This is an unsupported programming option Bit[11]: Both DDR2 and Mobile modes have been enabled Bit[10]: DRAM initialization complete Bit[9]: Multiple accesses outside the defined physical memory space detected Bit[8]: A single access outside the defined physical memory space detected
7–1 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
0 RSYNCRF	Resynchroize after Refresh Enables automatic DLL resync after every refresh.  0 No effect 1 Enable

## 34.4.32 DDR Control Register 31 (DDR\_CR31)

Address: DDR\_CR31 is 400A\_E000h base + 7Ch offset = 400A\_E07Ch


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																INTMASK															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

### DDR\_CR31 field descriptions

Field	Description
31–9 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
8–0 INTMASK	Interrupt Mask  Masks for controller interrupt signals from the INTSTATUS parameter.  0 No mask 1 Mask corresponding interrupt signal

### 34.4.33 DDR Control Register 32 (DDR\_CR32)

Address: DDR\_CR32 is 400A\_E000h base + 80h offset = 400A\_E080h




### DDR\_CR32 field descriptions

Field	Description
31–0 OORAD	Out Of Range Address  Address of the command that caused an out-of-range interrupt.

### 34.4.34 DDR Control Register 33 (DDR\_CR33)

Address: DDR\_CR33 is 400A\_E000h base + 84h offset = 400A\_E084h



## DDR\_CR33 field descriptions

Field	Description
31–26 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
25–24 OORID	Out Of Range source ID Source ID of the command that caused an out-of-range interrupt request.
23–22 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
21–16 OORTYP	Out Of Range Type Type of command that caused an out-of-range interrupt request.
15–10 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
9–0 OORLEN	Out Of Range Length Length of command that caused an out-of-range interrupt request.

## 34.4.35 DDR Control Register 34 (DDR\_CR34)

Address: DDR\_CR34 is 400A\_E000h base + 88h offset = 400A\_E088h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0							0	0							0
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0							ODTWRC	0							ODTRDC
W	[Shaded]								[Shaded]	[Shaded]						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## DDR\_CR34 field descriptions

Field	Description
31–26 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.


Table continues on the next page...

**DDR\_CR34 field descriptions (continued)**

Field	Description
25–24 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
23–18 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
17–16 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
15–9 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
8 ODTWRCS	ODT Write map CS Determines if the chip select has termination when a write occurs on the chip select . 0 No ODT termination when CS performs a write 1 CS has active ODT termination when CS performs a write
7–1 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
0 ODTRDC	ODT Read map CS Determines if the chip select has termination when a read occurs on the chip select . 0 Reserved ODT termination when CS performs a read 1 CS has active ODT termination when CS performs a read

**34.4.36 DDR Control Register 35 (DDR\_CR35)**

Address: DDR\_CR35 is 400A\_E000h base + 8Ch offset = 400A\_E08Ch



**DDR\_CR35 field descriptions**

Field	Description
31–12 Reserved	Reserved This read-only field is reserved and always has the value zero.

*Table continues on the next page...*



### 34.4.38 DDR Control Register 37 (DDR\_CR37)

Address: DDR\_CR37 is 400A\_E000h base + 94h offset = 400A\_E094h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0					W2WSAME			0					W2RSAME		
W	[Shaded]					[Shaded]			[Shaded]					[Shaded]		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0					R2WSAME			0					R2RSAME		
W	[Shaded]					[Shaded]			[Shaded]					[Shaded]		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DDR\_CR37 field descriptions

Field	Description
31–27 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
26–24 W2WSAME	W2W Same chip select delay Additional clocks of delay to insert between writes and writes to the chip select.
23–19 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
18–16 W2RSAME	W2R Same chip select delay Additional clocks of delay to insert between writes and reads to the chip select.
15–11 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
10–8 R2WSAME	R2W Same chip select delay Additional clocks of delay to insert between reads and writes to the chip select.
7–3 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
2–0 R2RSAME	R2R Same chip select delay Additional clocks of delay to insert between reads and reads to the chip select.

### 34.4.39 DDR Control Register 38 (DDR\_CR38)

Address: DDR\_CR38 is 400A\_E000h base + 98h offset = 400A\_E098h



#### DDR\_CR38 field descriptions

Field	Description
31–27 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
26–16 PWRCNT	Port 0 Write Count  Number of bytes for INCR write command on port 0. The logic subdivides an INCR request into memory controller core commands of the size of this parameter. The logic continues sending bursts of this size as the previous request is transmitted by the port. If the INCR command is terminated on an unnatural boundary, the logic discards the unnecessary words.  The value defined in this parameter must be a multiple of four . Clearing this parameter causes the port to issue commands of zero length to the memory controller core, which the core interprets as the pre-configured value of 128 bytes.
15–13 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
12–8 PUPCS	OCD Pull Up adjustment Chip Select  Off-chip driver (OCD) pull-up adjustment setting for DRAMs for the chip select . The memory controller issues OCD adjustment commands during power-up.  <b>Bit[12]</b> 0 Decrement OCD settings 1 Increment OCD settings  <b>Bit[11:8]</b> Number of OCD adjustment commands to issue
7–5 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
4–0 PDNCS	OCD Pull Down adjustment Chip Select  Off-chip driver (OCD) pull-down adjustment setting for DRAMs for the chip select . The memory controller issues OCD adjustment commands during power-up.  <b>Bit[4]</b> 0 Decrement OCD settings


Table continues on the next page...

**DDR\_CR38 field descriptions (continued)**

Field	Description
	1 Increment OCD settings <b>Bit[3:0]</b> Number of OCD adjustment commands to issue

**34.4.40 DDR Control Register 39 (DDR\_CR39)**

Address: DDR\_CR39 is 400A\_E000h base + 9Ch offset = 400A\_E09Ch



**DDR\_CR39 field descriptions**

Field	Description
31–26 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
25–24 WPO	Port 0 Write command Priority Sets port 0 write command priority.  00 Highest 01 ----- 10 ----- 11 Lowest
23–18 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
17–16 RP0	Port 0 Read command Priority Sets port 0 read command priority.  00 Highest 01 ----- 10 ----- 11 Lowest
15–11 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
10–0 PORDCNT	Port 0 Read command Count


Table continues on the next page...

## DDR\_CR39 field descriptions (continued)

Field	Description
	<p>Number of bytes for INCR read command on port 0. The logic subdivides an INCR request into memory controller core commands of the size of this parameter. The logic continues requesting bursts of this size as soon as the previous request is received by the crossbar port. If the INCR command is terminated on an unnatural boundary, the logic discards the unnecessary words.</p> <p>The value defined in this parameter must be a multiple of four . Clearing this parameter causes the port to issue commands of zero length to the memory controller core, which the core interprets as the pre-configured value of 128 bytes.</p>

## 34.4.41 DDR Control Register 40 (DDR\_CR40)

Address: DDR\_CR40 is 400A\_E000h base + A0h offset = 400A\_E0A0h




## DDR\_CR40 field descriptions

Field	Description
31–19 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero. Must be cleared.</p>
18–8 P1WRCNT	<p>Port 1 Write command Count</p> <p>Number of bytes for INCR write command on port 1. The logic subdivides an INCR request into memory controller core commands of the size of this parameter. The logic continues sending bursts of this size as the previous request is transmitted by the crossbar port. If the INCR command is terminated on an unnatural boundary, the logic discards the unnecessary words.</p> <p>The value defined in this parameter must be a multiple of four . Clearing this parameter causes the port to issue commands of zero length to the memory controller core, which the core interprets as the pre-configured value of 128 bytes.</p>
7–2 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero. Must be cleared.</p>
1–0 P0TYP	<p>Port 0 Type</p> <p>Clock domain relativity between port 0 and the controller core.</p> <p>00 Asynchronous</p> <p>01 Reserved</p> <p>01 Reserved</p> <p>11 Synchronous</p>

### 34.4.42 DDR Control Register 41 (DDR\_CR41)

Address: DDR\_CR41 is 400A\_E000h base + A4h offset = 400A\_E0A4h




#### DDR\_CR41 field descriptions

Field	Description
31–26 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
25–24 WP1	Write command priority Port 1 Sets the port 1 write command priority.  00 Highest 01 ----- 10 ----- 11 Lowest
23–18 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
17–16 RP1	Read command priority Port 1 Sets the port 1 read command priority.  00 Highest 01 ----- 10 ----- 11 Lowest
15–11 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
10–0 P1RDCNT	Port 1 Read command Count Number of bytes for INCR read command on port 1. The logic subdivides an INCR request into memory controller core commands of the size of this parameter. The logic continues requesting bursts of this size as soon as the previous request is received by the crossbar port. If the INCR command is terminated on an unnatural boundary, the logic discards the unnecessary words.  The value defined in this parameter must be a multiple of four . Clearing this parameter causes the port to issue commands of zero length to the controller core, which the core interprets as the pre-configured value of 128 bytes.

### 34.4.43 DDR Control Register 42 (DDR\_CR42)

Address: DDR\_CR42 is 400A\_E000h base + A8h offset = 400A\_E0A8h




#### DDR\_CR42 field descriptions

Field	Description
31–19 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
18–8 P2WRCNT	Port 2 Write command Count Number of bytes for INCR write command on port 2. The logic subdivides an INCR request into memory controller core commands of the size of this parameter. The logic continues sending bursts of this size as the previous request is transmitted by the crossbar port. If the INCR command is terminated on an unnatural boundary, the logic discards the unnecessary words. The value defined in this parameter must be a multiple of four . Clearing this parameter causes the port to issue commands of zero length to the memory controller core, which the core interprets as the pre-configured value of 128 bytes.
7–2 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
1–0 P1TYP	Port 1 Type Clock domain relativity between port 1 and the controller core. 00 Asynchronous 01 Reserved 01 Reserved 11 Synchronous

### 34.4.44 DDR Control Register 43 (DDR\_CR43)

Address: DDR\_CR43 is 400A\_E000h base + ACh offset = 400A\_E0ACh



## DDR\_CR43 field descriptions

Field	Description
31–26 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
25–24 WP2	Write command priority Port 2 Sets the port 2 write command priority.  00 Highest 01 ----- 10 ----- 11 Lowest
23–18 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
17–16 RP2	Read command priority Port 2 Sets the port 2 read command priority.  00 Highest 01 ----- 10 ----- 11 Lowest
15–11 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
10–0 P2RDCNT	Port 2 Read command Count Number of bytes for INCR read command on port 2. The logic subdivides an INCR request into memory controller core commands of the size of this parameter. The logic continues requesting bursts of this size as soon as the previous request is received by the crossbar port. If the INCR command is terminated on an unnatural boundary, the logic discards the unnecessary words.  The value defined in this parameter must be a multiple of four . Clearing this parameter causes the port to issue commands of zero length to the controller core, which the core interprets as the pre-configured value of 128 bytes.

### 34.4.45 DDR Control Register 44 (DDR\_CR44)

Address: DDR\_CR44 is 400A\_E000h base + B0h offset = 400A\_E0B0h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0				WRRERR				0				WRRSHARE			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0				WRRLAT		0				P2TYP					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DDR\_CR44 field descriptions

Field	Description
31–28 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
27–24 WRRERR	WRR parameters Error Error/warnings related to weighted-round-robin (WRR) parameters. Bit[27]: The port ordering parameter values for paired ports is not sequential. Bit[26]: The relative priority values for any of the ports paired through the <i>weighted_round_robin_weight_sharing</i> parameter are not identical. Bit[25]: Any of the relative priority parameters have been programmed with a zero value. Bit[24] The port ordering parameters do not all contain unique values.
23–17 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
16 WRRSHARE	WRR Shared arbitration Per-port pair shared arbitration for weighted-round-robin (WRR). <b>NOTE:</b> Port 2 is treated independently from port 0 or port 1 for arbitration. 0 Port 0 and port 1 are treated independently for arbitration 1 Port 0 and port 1 are grouped together for arbitration
15–9 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.


Table continues on the next page...

**DDR\_CR44 field descriptions (continued)**

Field	Description
8 WRRLAT	WRR Latency Free-running or limited weighted-round-robin (WRR) latency control. 0 Free-running 1 Limited
7-2 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
1-0 P2TYP	Port 2 Type Clock domain relativity between port 2 and the controller core. 00 Asynchronous 01 Reserved 01 Reserved 11 Synchronous

**34.4.46 DDR Control Register 45 (DDR\_CR45)**

Address: DDR\_CR45 is 400A\_E000h base + B4h offset = 400A\_E0B4h



**DDR\_CR45 field descriptions**

Field	Description
31-28 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
27-24 P0PRI3	Port 0 Priority 3 commands Relative priority of priority 3 commands from port 0. 0000 Lowest 0001 ---- ---- ---- 1110 ---- 1111 Highest
23-20 Reserved	Reserved This read-only field is reserved and always has the value zero.

*Table continues on the next page...*

## DDR\_CR45 field descriptions (continued)

Field	Description
	Must be cleared.
19–16 POPRI2	Port 0 Priority 2 commands Relative priority of priority 2 commands from port 0.  0000 Lowest 0001 ---- ---- ---- 1110 ---- 1111 Highest
15–12 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
11–8 POPRI1	Port 0 Priority 1 commands Relative priority of priority 1 commands from port 0.  0000 Lowest 0001 ---- ---- ---- 1110 ---- 1111 Highest
7–4 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
3–0 POPRI0	Port 0 Priority 0 commands Relative priority of priority 0 commands from port 0.  0000 Lowest 0001 ---- ---- ---- 1110 ---- 1111 Highest

## 34.4.47 DDR Control Register 46 (DDR\_CR46)

Address: DDR\_CR46 is 400A\_E000h base + B8h offset = 400A\_E0B8h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0				P1PRI0				0				POPRIRLX				0				PCORD											
W	0				0				0				0				0				0											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

DDR\_CR46 field descriptions

Field	Description
31–28 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
27–24 P1PRI0	Port 1 Priority 0 commands Relative priority of priority 0 commands from port 1.  0000 Lowest 0001 ---- ---- ---- 1110 ---- 1111 Highest
23–18 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
17–8 P0PRI1RX	Port 0 Priority Relax Counter value to trigger priority relax on port 0.
7–2 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
1–0 P0ORD	Port 0 Order Reassigned port order for port 0. <i>ahbY_port_ordering</i> parameters are used to set this new scan order.  If the three <i>ahbY_port_ordering</i> parameters are programmed with unique values, then the scan order will be modified to proceed sequentially in this new order. If any of the port ordering parameters have the same value, then those ports will still be equal in the arbitration test. In this case, the port number will select between these ports, with the lower-numbered port automatically being selected first.  00 Highest listing in the scan order 01 ----- 10 ----- 11 Lowest listing in the scan order

34.4.48 DDR Control Register 47 (DDR\_CR47)

Address: DDR\_CR47 is 400A\_E000h base + BCh offset = 400A\_E0BCh



## DDR\_CR47 field descriptions

Field	Description
31–26 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
25–24 P1ORD	Port 1 Order  Reassigned port order for port 1.  <i>ahbY_port_ordering</i> parameters are used to set this new scan order.  If the three <i>ahbY_port_ordering</i> parameters are programmed with unique values, then the scan order will be modified to proceed sequentially in this new order. If any of the port ordering parameters have the same value, then those ports will still be equal in the arbitration test. In this case, the port number will select between these ports, with the lower-numbered port automatically being selected first.  00 Highest listing in the scan order 01 10 11 Lowest listing in the scan order
23–20 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
19–16 P1PRI3	Port 1 Priority 3 commands  Relative priority of priority 3 commands from port 1.  0000 Lowest 0001 ---- ---- ---- 1110 ---- 1111 Highest
15–12 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
11–8 P1PRI2	Port 1 Priority 2 commands  Relative priority of priority 2 commands from port 1.  0000 Lowest 0001 ---- ---- ---- 1110 ---- 1111 Highest
7–4 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
3–0 P1PRI1	Port 1 Priority 1 commands  Relative priority of priority 1 commands from port 1.


Table continues on the next page...

**DDR\_CR47 field descriptions (continued)**

Field	Description
0000	Lowest
0001	----
----	----
1110	----
1111	Highest

**34.4.49 DDR Control Register 48 (DDR\_CR48)**

Address: DDR\_CR48 is 400A\_E000h base + C0h offset = 400A\_E0C0h



**DDR\_CR48 field descriptions**

Field	Description
31–28 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
27–24 P2PRI1	Port 2 Priority 1 commands  Relative priority of priority 1 commands from port 2.  0000 Lowest 0001 ---- ---- ---- 1110 ---- 1111 Highest
23–20 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
19–16 P2PRI0	Port 2 Priority 0 commands  Relative priority of priority 0 commands from port 2.  0000 Lowest 0001 ---- ---- ---- 1110 ---- 1111 Highest
15–10 Reserved	Reserved

Table continues on the next page...

## DDR\_CR48 field descriptions (continued)

Field	Description
	This read-only field is reserved and always has the value zero. Must be cleared.
9–0 P1PRIRLX	Port 1 Priority Relax Counter value to trigger priority relax on port 1.

## 34.4.50 DDR Control Register 49 (DDR\_CR49)

Address: DDR\_CR49 is 400A\_E000h base + C4h offset = 400A\_E0C4h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
R	0																P2ORD		0				P2PRI3				0				P2PRI2			
W	0																P2ORD		0				P2PRI3				0				P2PRI2			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

## DDR\_CR49 field descriptions

Field	Description
31–18 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
17–16 P2ORD	Port 2 Order Reassigned port order for port 2. <i>ahbY_port_ordering</i> parameters are used to set this new scan order. If the three <i>ahbY_port_ordering</i> parameters are programmed with unique values, then the scan order will be modified to proceed sequentially in this new order. If any of the port ordering parameters have the same value, then those ports will still be equal in the arbitration test. In this case, the port number will select between these ports, with the lower-numbered port automatically being selected first.  00 Highest listing in the scan order 01 ----- 10 ----- 11 Lowest listing in the scan order
15–12 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
11–8 P2PRI3	Port 2 Priority 3 commands Relative priority of priority 3 commands from port 2.  0000 Lowest 0001 ----- ----- -----


Table continues on the next page...

DDR\_CR49 field descriptions (continued)

Field	Description
	1110 ---- 1111 Highest
7-4 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
3-0 P2PRI2	Port 2 Priority 2 commands Relative priority of priority 2 commands from port 2.  0000 Lowest 0001 ---- ---- ---- 1110 ---- 1111 Highest

34.4.51 DDR Control Register 50 (DDR\_CR50)

Address: DDR\_CR50 is 400A\_E000h base + C8h offset = 400A\_E0C8h



## DDR\_CR50 field descriptions

Field	Description
31–17 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
16 CLKSTATUS	Clock Status Register access to clkstatus signal.  0 Disabled 1 Enabled
15–10 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
9–0 P2PRIRLX	Port 2 Priority Relax Counter value to trigger priority relax on port 2.

## 34.4.52 DDR Control Register 51 (DDR\_CR51)

Address: DDR\_CR51 is 400A\_E000h base + CCh offset = 400A\_E0CCh


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
R	0				PHYWRLAT				DLLRADLY								DLLRSTDLY																	
W	0				0				0								0																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

## DDR\_CR51 field descriptions

Field	Description
31–28 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
27–24 PHYWRLAT	PHY Write Latency Holds the calculated value of the $t_{phy\_wrlat}$ timing parameter, the number of DFI PHY clock cycles between when a write command is sent on the DFI control interface and when the <i>dfi_wrdata_en</i> signal is asserted. This parameter is used to adjust the <i>dfi_wrdata_en</i> signal timing.  $t_{dfi\_phy\_wrlat} = t_{dfi\_phy\_wrlat\_base} + wrlat\_adj + reg\_dim\_enable$ minus WRLAT_WIDTH'h3  <b>NOTE:</b> Values of $t_{dfi\_phy\_wrlat\_base} + wrlat\_adj$ that are less than 3 are not supported. All DFI timing parameters must be programmed relative to the DFI clock.
23–16 DLLRADLY	DLL Reset Adjust Delay Minimum number of cycles after setting master delay in DLL until reset is released.
15–0 DLLRSTDLY	DLL Reset Delay Minimum number of cycles required for DLL reset.

### 34.4.53 DDR Control Register 52 (DDR\_CR52)

Address: DDR\_CR52 is 400A\_E000h base + D0h offset = 400A\_E0D0h



#### DDR\_CR52 field descriptions

Field	Description
31–28 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
27–24 RDDTENBAS	Read Data Enable Base Sets DFI base value for the $t_{RDDATA\_EN}$ timing parameter.
23–20 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
19–16 RDDATAEN	Read Data Enable Holds the calculated DFI $t_{RDDATA\_EN}$ timing parameter.
15–12 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
11–8 PHYRDLAT	PHY Read Latency Holds the $t_{PHY\_RDLAT}$ timing parameter.
7–4 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
3–0 PYWRLTBS	PHY Write Latency Base Sets DFI base value for the $t_{PHY\_RWLAT}$ timing parameter.

### 34.4.54 DDR Control Register 53 (DDR\_CR53)

Address: DDR\_CR53 is 400A\_E000h base + D4h offset = 400A\_E0D4h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0		CTRLUPDMX													
W	[Shaded]		[Shaded]													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0			CRTLUPDMN					0					0	CLKDISCS	
W	[Shaded]			[Shaded]					[Shaded]					[Shaded]		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DDR\_CR53 field descriptions

Field	Description
31–30 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
29–16 CTRLUPDMX	DFI CRTLUPD Minimum Contains the DFI $t_{TRLUPD\_MAX}$ timing parameter.
15–12 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
11–8 CRTLUPDMN	DFI CRTLUPD Minimum Holds the DFI $t_{CRTLUPD\_MIN}$ timing parameter.
7–2 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
1 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
0 CLKDISCS	DRAM Clock Disable for chip select Set value for the <i>dfi_dram_clk_disable</i> signal.  0 Memory clock active 1 Memory clock disabled

### 34.4.55 DDR Control Register 54 (DDR\_CR54)

Address: DDR\_CR54 is 400A\_E000h base + D8h offset = 400A\_E0D8h




#### DDR\_CR54 field descriptions

Field	Description
31–30 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
29–16 PHYUPDTY1	DFI PHYUPD Type 1 Holds the DFI $t_{PHYUPD\_TYPE1}$ timing parameter.
15–14 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
13–0 PHYUPDTY0	DFI PHYUPD Type 0 Holds the DFI $t_{PHYUPD\_TYPE0}$ timing parameter.

### 34.4.56 DDR Control Register 55 (DDR\_CR55)

Address: DDR\_CR55 is 400A\_E000h base + DCh offset = 400A\_E0DCh



#### DDR\_CR55 field descriptions

Field	Description
31–30 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
29–16 PHYUPDTY3	DFI PHYUPD TYPE3 Holds the DFI $t_{PHYUPD\_TYPE3}$ timing parameter.

Table continues on the next page...

## DDR\_CR55 field descriptions (continued)

Field	Description
15–14 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
13–0 PHYUPDTY2	DFI PHYUPD TYPE2 Holds the DFI $t_{PHYUPD\_TYPE2}$ timing parameter.

## 34.4.57 DDR Control Register 56 (DDR\_CR56)

Address: DDR\_CR56 is 400A\_E000h base + E0h offset = 400A\_E0E0h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
R	0				WRLATADJ				0				RDLATADJ				0				PHYUPDRESP															
W	0				0				0				0				0				0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## DDR\_CR56 field descriptions

Field	Description
31–28 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
27–24 WRLATADJ	Write Latency Adjust Adjustment value for PHY write timing.
23–20 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
19–16 RDLATADJ	Read Latency Adjust Adjustment value for PHY read timing.
15–14 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
13–0 PHYUPDRESP	TDFI PHYUPDRESP parameter Contains the DFI $t_{PHYUPD\_RESP}$ timing parameter.

### 34.4.58 DDR Control Register 57 (DDR\_CR57)

Address: DDR\_CR57 is 400A\_E000h base + E4h offset = 400A\_E0E4h



#### DDR\_CR57 field descriptions

Field	Description
31–25 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
24 ODTALTEN	ODT Alternate Enable Enable use of non-DFI <i>odt_alt</i> signal .  0 Disable 1 Enable
23–20 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
19–16 CLKENDLY	DFI Clock Enable Delay Delay from DFI clock enable to memory clock enable.
15–11 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
10–8 CLKDISDLY	DFI Clock Disable Delay Delay from DFI clock disable to memory clock disenable.
7–4 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
3–0 CMDDLY	Command Delay Delay from DFI command to memory command.

### 34.4.59 DDR Control Register 58 (DDR\_CR58)

Address: DDR\_CR58 is 400A\_E000h base + E8h offset = 400A\_E0E8h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
R	0																0																	
W	[Shaded]																																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

#### DDR\_CR58 field descriptions

Field	Description
31–16 Reserved	Reserved This read-only field is reserved and always has the value zero.
15–0 Reserved	Reserved This read-only field is reserved and always has the value zero.

### 34.4.60 DDR Control Register 59 (DDR\_CR59)

Address: DDR\_CR59 is 400A\_E000h base + ECh offset = 400A\_E0ECh


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
R	0																0																	
W	[Shaded]																																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

#### DDR\_CR59 field descriptions

Field	Description
31–16 Reserved	Reserved This read-only field is reserved and always has the value zero.
15–0 Reserved	Reserved This read-only field is reserved and always has the value zero.

### 34.4.61 DDR Control Register 60 (DDR\_CR60)

Address: DDR\_CR60 is 400A\_E000h base + F0h offset = 400A\_E0F0h




#### DDR\_CR60 field descriptions

Field	Description
31–16 Reserved	Reserved This read-only field is reserved and always has the value zero.
15–0 Reserved	Reserved This read-only field is reserved and always has the value zero.

### 34.4.62 DDR Control Register 61 (DDR\_CR61)

Address: DDR\_CR61 is 400A\_E000h base + F4h offset = 400A\_E0F4h



#### DDR\_CR61 field descriptions

Field	Description
31–16 Reserved	Reserved This read-only field is reserved and always has the value zero.
15–0 Reserved	Reserved This read-only field is reserved and always has the value zero.

### 34.4.63 DDR Control Register 62 (DDR\_CR62)

Address: DDR\_CR62 is 400A\_E000h base + F8h offset = 400A\_E0F8h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																0															
W	[Shaded]																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DDR\_CR62 field descriptions

Field	Description
31–16 Reserved	Reserved This read-only field is reserved and always has the value zero.
15–0 Reserved	Reserved This read-only field is reserved and always has the value zero.

### 34.4.64 DDR Control Register 63 (DDR\_CR63)

Address: DDR\_CR63 is 400A\_E000h base + FCh offset = 400A\_E0FCh

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																0															
W	[Shaded]																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DDR\_CR63 field descriptions

Field	Description
31–16 Reserved	Reserved This read-only field is reserved and always has the value zero.
15–0 Reserved	Reserved This read-only field is reserved and always has the value zero.

### 34.4.65 RCR Control Register (DDR\_RCR)

This is a PHY register. It controls the operation of the read clock recovery module.

Address: DDR\_RCR is 400A\_E000h base + 180h offset = 400A\_E180h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								0							
W		RST														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R									0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DDR\_RCR field descriptions

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30 RST	Reset Read clock recovery module reset. Used to force RCR software reset in addition to system reset.  0 No software reset 1 Force software reset
29–0 Reserved	This read-only field is reserved and always has the value zero.

### 34.4.66 I/O Pad Control Register (DDR\_PAD\_CTRL)

Address: DDR\_PAD\_CTRL is 400A\_E000h base + 1ACh offset = 400A\_E1ACh

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0							0	0	0	0					0								0							
W							PAD_	ODT_	CS0																						SPARE_DLY_	CTRL
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DDR\_PAD\_CTRL field descriptions

Field	Description
31–28 Reserved	Reserved This read-only field is reserved and always has the value zero.

Table continues on the next page...

## DDR\_PAD\_CTRL field descriptions (continued)

Field	Description
	Should be cleared.
27–26 Reserved	Reserved This read-only field is reserved and always has the value zero.
25–24 PAD_ODT_CS0	Required to enable ODT and configure ODT resistor value in the pad. On Die Termination of the pads when the Read command is issued to chip select 0. <b>NOTE:</b> This version of the PHY cannot supports different pad ODT settings when external chip-selects have different drive capability. The PHY will use only the PAD_ODT_CS0 setting for the pad's ODT resistor. <b>NOTE:</b> The user needs to disable the pads for low power mode operation. 00 ODT Disabled 01 75 Ohms 10 150 Ohms 11 50 Ohms
23–21 Reserved	Reserved This read-only field is reserved and always has the value zero. Should be cleared.
20 Reserved	Reserved This read-only field is reserved and always has the value zero.
19–18 Reserved	Reserved This read-only field is reserved and always has the value zero. Should be cleared.
17–16 Reserved	Reserved This read-only field is reserved and always has the value zero.
15–8 Reserved	Reserved This read-only field is reserved and always has the value zero.
7–4 Reserved	Reserved This read-only field is reserved and always has the value zero. Should be cleared.
3–0 SPARE_DLY_CTRL	These SPARE_DLY_CTRL[3:0]bits set the delay chains in the spare logic. SPARE_DLY_CTRL[1:0] is used to control the delay chain #0. 00 No buffer, only mux delay 01 4 buffers 10 7 buffers 11 10 buffers SPARE_DLY_CTRL[3:2] is not used. Do not write to this bit field. <b>NOTE:</b> Read access can fail if SPARE_DLY_CTRL[1:0] = 00. Use SPARE_DLY_CTRL[1:0] = 01 instead.

## 34.5 Functional Description

### 34.5.1 High-Level Memory Controller Blocks

The DDR memory controller can be broken down into two main functional sub-blocks as described below.

#### 34.5.1.1 DDR Memory Controller Core

The controller core provides three crossbar switch ports to improve system performance by enabling multiple access requests to be presented to the controller at the same time. This allows the controller to pipeline many of the operations (for example, bank activate and precharge), and to reduce the average system access latency and improve utilization of the external memory. The transaction order can be rearranged to maximize the number of in-page accesses.

The controller also provides a programmable register interface to control memory device parameters and protocols including auto pre-charge.

#### 34.5.1.2 DFI-Compliant PHY

The memory controller interfaces to the external SDRAM bus via a PHY. This PHY is compatible with the DDR PHY interface (DFI) specification. This block transfers control information and read and write data to and from the DRAM devices. The PHY contains three major sub-blocks:

- Logic to convey the control and address signals
- Logic to buffer and manipulate write data
- Logic to delay input DQS to capture read data and to forward read data to the controller

## 34.5.2 Address Mapping

The memory controller automatically maps user addresses to the DRAM memory in a contiguous block. Addressing starts at user address 0 and ends at the highest available address according to the size and number of DRAM devices present. This mapping is dependent on how the memory controller is configured.

The mapping of the address space to the internal data storage structure of the DRAM devices is based on the actual size of the DRAM devices available. The size is stored in user-programmable parameters that must be initialized at power up. Certain DRAM devices allow for different mapping options to be chosen, while other DRAM devices depend on the chosen burst length.

### 34.5.2.1 DDR SDRAM Address Mapping Options

The address structure of DDR SDRAM devices contains the following five fields:

- Chip select
- Row
- Bank
- Column
- Datapath

Each of these fields can be individually addressed when accessing the DRAM.

The maximum widths of the fields are based on the configuration settings. The actual widths of the fields may be smaller if the device address width parameters (DDR\_CR25[ADDPINS], DDR\_CR25[BNK8], and DDR\_CR25[COLSIZ]) are programmed differently.

### 34.5.2.2 Maximum Address Space

The maximum user address range is determined by the width of the memory data path, the number of chip select pins, and the address space of the DRAM device. The maximum amount of memory can be calculated by the following formula:

$$\text{Maximum Memory Size} = \text{Chip\_Selects} \times \text{Banks} \times 2^{\text{Address\_bits}} \times \text{Data\_Path\_Width}$$

See the Chip Configuration section for the maximum address space calculated for this device.


### 34.5.2.3 Memory Mapping to Address Space

## Functional Description

The settings for the ADDPINS and COLSIZ parameters control how the address map decodes the user address to the DRAM chip select and row and column addresses. The DDR\_CR25[BNK8] parameter controls the address in DDR2 mode. It is assumed that the values in these parameters never exceed the maximum values configured.

If the memory controller is connected to devices with 13 row bits, 10 column bits, and only one bank, the maximum accessible memory space is reduced to 256 MB.

The address map for this configuration is shown in [Figure 34-68](#). Address bits 28–32 are not used. These bits are ignored when generating the address to the DRAM devices.



**Figure 34-68. Alternate Memory Map**

### NOTE

The chip select, row, bank, and column fields address an entire memory word (a byte in this case).

### NOTE

The only valid Datapath setting is zero.

## 34.5.3 Write Data Queue

The write data queue is a write data storage array for transactions. The queue consists of multiple buffers holding write data for the write requests of a particular port. Write data is stored in these buffers for commands in the command queue until the command is processed in the placement logic and needed by the DRAM command arbitration logic.

The buffers can accept data whenever any space is available. The buffers are defined to hold 8 entries. The size of the write data buffers and the burst length programmed into the memory devices affect the overall performance of a single port during the write operation. Each buffer must have a depth of at least twice the number of data words for a memory burst to ensure that the memory controller can continuously burst write data for a port. The buffer should also be large enough to hold enough words to consume data for a single write transaction related to the bus. The data may actually be written into the buffers from the bus at a later time, depending on the priority of the request and the number of transactions in the command queue.

### 34.5.4 DRAM Command Processing

The DRAM command processing logic processes the commands in the command queue. The logic organizes the commands to the memory devices so that data throughput is maximized. Bank opening and closing cycles are used for data transfers.

The logic uses a variety of factors to determine when to issue bank open and close commands. The logic reviews the entire command queue for a look-ahead of which banks are to be accessed in the future. The timing is then set to meet the TRC and TRAS\_MIN timing parameters of the memory devices, values which were programmed into the memory controller on initialization. This flexibility allows the memory controller to be tuned to extract the maximum performance out of memory devices. The parameters that relate to DRAM device protocol are listed in section “Memory Map/Register Definition”.

### 34.5.5 Latency

By using the placement logic of the command queue in the memory controller, a new request through any port can be immediately placed at the top of the command queue or can interrupt an ongoing request. This scheme allows a high priority request to be serviced in the shortest possible time. However, since there are many factors that determine the placement into the command queue, there are also many factors that affect the actual latency of the command.

These factors include information about transactions already in the command queue:

- Coherency status — If there is a data coherency conflict with a transaction already in the command queue, the new transaction is placed after the transaction that produced the conflict. The position of the conflicting transaction determines the latency of the high priority read or write command.
- Priority status — If the new command has a higher priority than those already in the command queue, the new request is serviced ahead of the lower priority command. The latency of the new command is lower than the latency of the older command.
- Read, write, and bank information — In general, reads are placed ahead of writes when both are of the same priority level. Read commands are grouped with other read commands of similar priorities, and write commands are grouped with other write commands of similar priorities. Among these groupings, transactions with similar bank and different row destinations are separated as much as possible.

If all of the placement conditions are met, then a new command is placed at the top of the command queue. However, if the new command is of a higher priority than the transaction executing, the current command is interrupted and the new command executes first. The interruption occurs at a natural burst boundary of the DRAMs. The

interrupted transaction is placed at the top of the placement queue and resumes after the new request is completed. The page status of the new transaction determines when the current transaction is interrupted:

- If the page for the new transaction is already open, then the current transaction is interrupted at the next natural burst boundary of the DRAM device.
- If the page is not currently open, then the new request is placed at the top of the command queue while its page is prepared.

There are a fixed number of latency cycles in the memory controller, based on the pipeline through the memory controller logic. These pipeline steps are:

1. Command passing through the port interface. (fixed)
2. Arbitration through the arbiter. (fixed)
3. Placement into the command queue. (fixed)
4. Memory command generation. (variable)
5. Sending of control signals from the core logic. (fixed)
6. Flight time to the DRAM device. (variable)
7. Flight time from the DRAM device. (variable)
8. For reads, synchronization of read data from the data strobe domain. (fixed)
9. For reads, data pass through the port interface. (fixed)

### **34.5.6 Core Command Queue with Placement Logic**

The memory controller core contains a command queue that accepts commands from the arbiter. This command queue uses a placement algorithm to determine the order that commands execute in the core. The placement logic follows many rules to determine where new commands are inserted into the queue, relative to the contents of the command queue at the time. Placement is determined by considering address collisions, source collisions, data collisions, command types and priorities. In addition, the placement logic attempts to maximize efficiency of the memory controller core through command grouping and bank splitting. After being placed into the command queue, the relative order of commands is constant.

Many of the rules used in placement may be individually enabled/disabled. In addition, the queue may be programmed through DDR\_CR27[PLEN] to disable the placement logic entirely, resulting in an in-line queue that services requests in the order they are received. If DDR\_CR27[PLEN] is cleared, the placement algorithm is ignored.

### 34.5.6.1 Rules of the Placement Algorithm

The factors affecting command placement work together to identify where a new command fits into the execution order. They are listed below in order of importance.

#### 34.5.6.1.1 Address Collision/Data Coherency Violation

The order that read and write commands are processed in the memory controller is critical to proper system behavior. While reads and writes to different addresses are independent and may be re-ordered without affecting system performance, reads and writes that access the same address are significantly related. If the port requests a read after a write to the same address, then repositioning the read before the write returns the original data, not the changed data. Similarly, if the read was requested ahead of the write but accidentally positioned after the write, then the read returns the new data, not the original data prior to being overwritten. These are significant data coherency mistakes.

To avoid address collisions, reads or writes that access the same chip select, bank, and row as a command already in the command queue are inserted into the command queue after the original command, even if the new command is a higher priority.

This factor may be enabled/disabled through `DDR_CR26[ADDCOL]` and should only be disabled if the system can guarantee coherency of reads and writes.

#### 34.5.6.1.2 Source ID Collision

Each port is assigned a specific source ID that identifies the source uniquely. This allows the memory controller to map data from/to the correct source/destination.

#### NOTE

A source ID does contain port identification information, which means that the rules for placement are dependent on the requesting port. There are not source ID collisions between ports.

In general, commands of the same type from the same source ID are placed in the command queue in order. Therefore, a read/write command with the same source ID as a read/write command already in the command queue is processed after the original read/write command.

The behavior of commands of different types from the same source ID is dependent on the user configuration. For this memory controller, the placement of new read/write commands that collide in terms of source ID with existing entries in the command queue only depends on other commands of the same type, not on different types. This means

that, if there are no address conflicts, a read command can be executed ahead of a write command with the same source ID. Likewise a write command can be executed ahead of a read command with the same source ID.

This feature is always enabled.

### **34.5.6.1.3 Write Buffer Collision**

Incoming write requests in the command queue are allocated to one of the two write buffers in the memory controller core automatically based on availability. New write commands are designated to any available buffer. However, back-to-back write requests from a particular source ID are allocated to the same write buffer as the previous command.

Since the controller core must pull data out of the buffers in the order it was stored, if a write command is linked to a buffer that is associated with another command in the queue, then the new command is placed in the command queue after that command, regardless of priority.

This feature is always enabled.

### **34.5.6.1.4 Priority**

Priorities distinguish important commands from less important commands. Each command is given a priority based on the command type through the programmable fields RPn and WPn (where n represents the port number). A value of 0 is the highest priority, and value of 1 is the lowest.

The placement algorithm attempts to place higher priority commands ahead of lower priority commands, as long as they have no source ID, write buffer, or address collisions. Higher priority commands are placed lower in the command queue if they access the same address, are from the same requestor, or use the same buffer as lower priority commands already in the command queue.

This feature is enabled through DDR\_CR27[PRIEN].

### **34.5.6.1.5 Bank Splitting**

Before accesses can be made to two different rows within the same bank, the first active row must be closed (pre-charged) and the new row must be opened (activated). Both activities require some timing overhead. Therefore, for optimization, the placement queue attempts to insert the new command into the command queue such that commands to other banks may execute during this timing overhead. The placement of the new commands still follows priority, source ID, write buffer, and address collision rules.

The placement logic also attempts to optimize the memory controller core by inserting a command to the same bank as an existing command in the command queue immediately after the original. This reduces the overall timing overhead by potentially eliminating one pre-charging/activating cycle. This placement is only possible if there are no priority, source ID, write buffer, or address collisions or conflicts with other commands in the command queue.

All bank splitting features are enabled through DDR\_CR26[BNKSPT].

#### **34.5.6.1.6 Read/Write Grouping**

The memory suffers a small timing overhead when switching from read to write mode. For efficiency, the placement queue attempts to place a new read command sequentially with other read commands in the command queue, or a new write command sequentially with other write commands in the command queue. Grouping is only possible if no priority, source ID, write buffer, or address collision rules are violated.

This feature is enabled through DDR\_CR27[RWEN].

### **34.5.7 Command Execution Order After Placement**

When a command is placed in the command queue, its order relative to the other commands in the queue at that time is fixed. While this provides simplicity in the algorithm, there are drawbacks. For this reason, the memory controller offers two options that affect commands after they are placed in the command queue.

#### **34.5.7.1 High-Priority Command Swapping**

Commands are assigned priority values to ensure that critical commands are executed more quickly in the memory controller than less important commands. Therefore, it is desirable that high-priority commands pass into the memory controller core as soon as possible. The placement algorithm takes priority into account when determining the order of commands, but still allows a scenario in which a high-priority command sits waiting at the top of the command queue while another command, perhaps of a lower priority, is in process.

The high-priority command swapping feature allows this new high-priority command to be executed more quickly. If the swapping function is enabled by DDR\_CR27[SWPEN], then the entry at the top of the command queue is compared with the current command in

progress. If the command queue's top entry is a higher priority (not the same priority) and it does not have an address, source ID, or write buffer conflict with the current command being executed, then the original command is interrupted.

If the command is to be interrupted, it is halted after completing the current burst, stored and placed at the top of the queue, and the new command is executed. As long as the command queue is not full, new commands may continue to be inserted into the command queue based on the placement rules, even at the head of the queue ahead of the interrupted command. The top entry in the command queue is executed next. Whenever the interrupted command is resumed, it starts from the point at which it was interrupted.

### **NOTE**

Priority 0 commands are never interrupted, so set any commands that should not be interrupted to priority 0.

## **34.5.7.2 Low-Priority Command Swapping**

Since commands can be inserted ahead of existing commands in the command queue, the situation could occur where a low priority command remains at the bottom of the queue indefinitely. To avoid such a lockout condition, aging counters are included in the placement logic that measure the number of cycles that each command has been waiting. If an aging counter hits its maximum, the priority of the associated command is decremented by one (lower priority commands are executed first). This increases the likelihood that this command moves to the top of the command queue and executed. This feature does not move relative positions in the command queue when it ages; the new priority is considered when placing new commands into the command queue.

Aging is controlled through a master aging-rate counter and command aging counters associated with each command in the command queue. DDR\_CR26[AGECNT] and DDR\_CR26[CMDAGE] hold the initial values for each of these counters, respectively. When the master counter counts down the AGECNT value, a signal is sent to the command aging counters to decrement. When the command aging counters have completely decremented, then the priority of the associated command is decremented by one number and the counter is reset. Therefore, a command does not age by a priority level until the total elapsed cycles reaches the product of the AGECNT and CMDAGE values. The maximum number of cycles that any command can wait in the command queue until reaching the top priority level is the product of AGECNT, CMDAGE, and the number of priority levels in the system.

## 34.5.8 Low-Power Modes Entry and Exit

The various low power modes available for the memory controller are described in [Low Power Modes](#). The memory controller may enter and exit these modes in the following ways:

- Automatic Entry – When the memory controller is idle, four timing counters begin counting the cycles of inactivity. If any counter expires, the memory controller enters the low-power mode associated with that counter
- Manual Entry – You may initiate any low power mode by setting the bit of DDR\_CR16[LPCTRL] associated with the desired mode. The memory controller enters the selected low power mode when it has completed its current burst.

Automatic and manual entry methods are both controlled by two parameters: DDR\_CR16[LPCTRL] and DDR\_CR18[LPAUTO]. LPCTRL contains individual enable/disable bits for each low-power mode, and LPAUTO enables automatic low-power mode entry for each low-power mode.

### 34.5.8.1 Automatic Entry

Automatic entry occurs if the following conditions are true:

- The mode is programmed for automatic entry by setting the relevant bit in DDR\_CR18[LPAUTO].
- The particular mode is enabled in DDR\_CR16[LPCTRL].
- The memory controller is idle.
- The counter associated with this mode expires.

There are four counters to cover the five low power modes:

- Separate counter for each of the three memory self-refresh low power modes (modes 3, 4 and 5).
- Memory power-down mode (mode 1) and memory power-down with memory clock gating mode (mode 2) share a counter.

The counters determine the number of idle cycles before entering the associated low power mode. All counters are re-initialized each time there is a new read or write transaction entering or executing in the memory controller. This ensures that the memory controller does not enter any of the low power modes when active.

All five low power modes can be entered through automatic entry, and are exited automatically when any of the following conditions occur:

- A new read or write transaction appears at the memory controller interface.

- The memory controller must refresh the memory when in either of the power-down modes (mode 1 or 2). After completing the memory refresh, the memory controller re-enters power-down.
- The counter for a deeper low-power mode expires. The memory controller must exit the current low power mode to enter the deeper low power mode. A minimum of 15 cycles occur between exit from one low power mode before entering the next low power mode, even if the counters expire within 15 cycles of each other. The memory controller cannot enter a less deep low power mode, regardless of which counters expire.

### 34.5.8.2 Manual Entry

Manual entry occurs if the following conditions are true:

- The mode is programmed for manual entry by clearing the relevant bit in DDR\_CR18[LPAUTO].
- The particular mode is set in DDR\_CR16[LPCTRL].

For manual entry, DDR\_CR16[LPCTRL] triggers entry into the low power modes. The memory controller does not need to be idle when a low power mode bit is enabled. When a particular mode that is programmed for manual entry is enabled, the memory controller completes the current memory burst access, and then, regardless of the activity inside the memory controller or at the memory interface, it enters the selected low power mode.

If new transactions enter the memory controller while it is in any of the low power modes, they accumulate inside the memory controller's command queue until the queue is full.

Exiting from a manually-entered low power mode is also manual. Clearing DDR\_CR16[LPCTRL] triggers the memory controller to pull the memory devices out of power-down or self-refresh, and command processing resumes.

#### NOTE

In the deepest low power mode (mode 5), the clock to the programming registers module is gated off. However, manual low power mode exit requires you to clear DDR\_CR16[LPCTRL], which is not possible when the clock is off. As a result, never manually activate the deepest low power mode.

If a different DDR\_CR16[LPCTRL] bit is set while in one of the low power modes, or on clearing of the original bit, the memory controller exits the current low power mode. There is at least a 15 cycle delay before the memory controller is fully operational or enters the new low power mode.

### 34.5.8.3 Register Programming

The low power modes of the memory controller are controlled through DDR\_CR16[LPCTRL] and DDR\_CR18[LPAUTO]. These five-bit parameters each contain one bit for controlling each low power mode. DDR\_CR16[LPCTRL] enables the associated low power mode, and DDR\_CR18[LPAUTO] sets the entry method into that mode as manual or automatic. [Table 34-71](#) shows the relationship between the five bits of DDR\_CR16[LPCTRL] and DDR\_CR18[LPAUTO] and the various low power modes.

**Table 34-71. Low Power Mode Parameters**

Low Power Mode	Enable	Entry	Counter
Memory power down (mode 1)	LPCTRL[4] = 1	LPAUTO[4] 0 – Manual 1 – Automatic	DDR_CR17[LPPDCNT]
Memory power down with memory clock gating (mode 2)	LPCTRL[3] = 1	LPAUTO[3] 0 – Manual 1 – Automatic	DDR_CR17[LPPDCNT]
Memory self-refresh (mode 3)	LPCTRL[2] = 1	LPAUTO[2] 0 – Manual 1 – Automatic	DDR_CR17[LPSREFCNT]
Memory self-refresh with memory clock gating (mode 4)	LPCTRL[1] = 1	LPAUTO[1] 0 – Manual 1 – Automatic	DDR_CR18[LPEXTCNT]
Memory self-refresh with memory and controller clock gating (mode 5)	LPCTRL[0] = 1	LPAUTO[0] 0 – Manual 1 – Automatic	DDR_CR19[LPINTCNT]

When a LPCTRL bit is set, the memory controller checks the corresponding LPAUTO bit.

- If the associated bit is set, the memory controller watches the associated counter for expiration and then enters that low power mode. [Table 34-71](#) shows the correlation between the low power modes and the counters that control each mode's automatic entry.
- If the associated bit is cleared, the memory controller completes its current memory burst access and then enters the specified low power mode.

The values in LPAUTO are only relevant when the associated LPCTRL bit is set.

Multiple bits in LPCTRL and LPAUTO can be set at the same time. When this happens, the memory controller always enters the deepest low power mode of all the modes that are enabled. If the memory controller is already in one low power mode when a deeper low power mode is requested automatically or manually, it must first exit the current low power mode, and then enter the deeper low power mode. A minimum 15 cycle delay occurs before the second entry.

The timing for automatic entry into any of the low power modes is based on the number of idle cycles that have elapsed in the memory controller. There are four counters related to the five low power modes to determine when any particular low power mode is entered if the automatic entry option is chosen. The counters are also shown in [Table 34-71](#). Since power-down modes 1 and 2 share one counter, if you wish to enter memory power-down mode (mode 1) automatically, then you must not enable memory power-down with memory clock gating mode (mode 2).

### 34.5.9 Out-of-Range Address Checking

It is possible that the master attempts to write to an invalid address. For this reason, all incoming addresses are always checked against the addressable physical memory space. If a transaction is addressed to an out-of-range memory location, then bit 0 of DDR\_CR30[INTSTATUS] is set to alert you of this condition. The memory controller records the following information that caused the out-of-range interrupt:

- Address: DDR\_CR32[OORAD]
- Source ID: DDR\_CR33[OORID]
- Length: DDR\_CR33[OORLEN]
- Type of transaction: DDR\_CR33[OORTYPE].

Reading the out-of-range parameters initiates the memory controller to empty these parameters and allow them to store out-of-range access information for future errors. Acknowledge the interrupt by setting bit 0 of DDR\_CR30[INTACK], which causes bit 0 of INTSTATUS to clear.

If a second out-of-range access occurs before the first out-of-range interrupt is acknowledged, then bit 1 of DDR\_CR30[INTSTATUS] is set to indicate that multiple out-of-range accesses have occurred. If the out-of-range parameters have been read when the second out-of-range error occurs, then the details for this transaction are stored in the out-of-range parameters. If they have not been read, then the details of the second error are lost.

Even though the address is identified as erroneous, the memory controller still processes the read or write transaction. A read transaction returns random data which you must receive to avoid stalling the memory controller. A write transaction writes the associated data to an unknown location in the memory array, potentially over-writing other stored data. The command cannot be aborted once accepted into the memory controller.

### 34.5.10 Half Datapath Option

You can reduce the usable size of the bus between the memory controller and the memory devices by setting DDR\_CR28[REDUC]. This feature is useful when a different memory device, with a smaller data width, is used.

- If REDUC is set, only the lower half of the DFI data bus is used.
- If REDUC is cleared, the memory controller ignores the half-datapath option and functions normally. In this case, the entire DFI data interface is used.

## 34.6 Initialization and Application Information

The memory controller requires a sequence for correct operation after power to the microcontroller and memory devices is stable. When power is stable, the memory controller automatically initializes the memory devices.

The procedure to initialize the memory controller is as follows:

1. Issue write register commands to configure the DRAM protocols and the settings for the DCC. Keep DDR\_CR0[START] cleared during this initialization step.
2. Set DDR\_CR0[START]. This triggers the memory controller to execute the initialization sequence using the parameters written into the registers. The memory controller waits for the PHY to indicate that the PHY and memory devices are ready to accept commands.



# Chapter 35

## Cyclic redundancy check (CRC)

### 35.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The cyclic redundancy check (CRC) module generates 16/32-bit CRC code for error detection.

The CRC module provides a programmable polynomial, WAS, and other parameters required to implement a 16-bit or 32-bit CRC standard.

The 16/32-bit code is calculated for 32 bits of data at a time.

#### 35.1.1 Features

Features of the CRC module include:

- Hardware CRC generator circuit using a 16-bit or 32-bit (programmable) shift register.
- Programmable initial seed value and polynomial.
- Option to transpose input data or output data (the CRC result) bitwise or byte-wise. This option is required for certain CRC standards. A byte-wise transpose operation is not possible when accessing the CRC data register via 8-bit accesses. In this case, the user's software must perform the byte-wise transpose function.
- Option for inversion of final CRC result.
- 32-bit CPU register programming interface.

## 35.1.2 Block diagram

This is a block diagram of the CRC.




Figure 35-1. Programmable cyclic redundancy check (CRC) block diagram

## 35.1.3 Modes of operation

Various MCU modes affect the CRC module's functionality.

### 35.1.3.1 Run mode

This is the basic mode of operation.

### 35.1.3.2 Low power modes (wait or stop)

Any CRC calculation in progress stops when the MCU enters a low power mode that disables the module clock. It resumes after the clock is enabled or via the system reset for exiting the low power mode. Clock gating for this module is MCU dependent.

## 35.2 Memory map and register descriptions

## CRC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_2000	CRC Data Register (CRC_CRC)	32	R/W	FFFF_FFFFh	35.2.1/ 1009
4003_2004	CRC Polynomial Register (CRC_GPOLY)	32	R/W	0000_1021h	35.2.2/ 1010
4003_2008	CRC Control Register (CRC_CTRL)	32	R/W	0000_0000h	35.2.3/ 1011

### 35.2.1 CRC Data Register (CRC\_CRC)

The CRC data register contains the value of the seed, data, and checksum. When the CTRL[WAS] bit is set, any write to the data register is regarded as the seed value. When the CTRL[WAS] bit is cleared, any write to the data register is regarded as data for general CRC computation.

In 16-bit CRC mode, the HU and HL fields are not used for programming the seed value, and reads of these fields return an indeterminate value. In 32-bit CRC mode, all fields are used for programming the seed value.

When programming data values, the values can be written 8 bits, 16 bits, or 32 bits at a time, provided all bytes are contiguous; with MSB of data value written first.

After all data values are written, the CRC result can be read from this data register. In 16-bit CRC mode, the CRC result is available in the LU and LL fields. In 32-bit CRC mode, all fields contain the result. Reads of this register at any time return the intermediate CRC value, provided the CRC module is configured.

Address: CRC\_CRC is 4003\_2000h base + 0h offset = 4003\_2000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	HU								HL								LU								LL							
W																																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

#### CRC\_CRC field descriptions

Field	Description
31–24 HU	<p>CRC High Upper Byte</p> <p>In 16-bit CRC mode (the CTRL[TCRC] bit is 0), this field is not used for programming a seed value. In 32-bit CRC mode (the CTRL[TCRC] bit is 1), values written to this field are part of the seed value when the CTRL[WAS] bit is 1. When the CTRL[WAS] bit is 0, data written to this field is used for CRC checksum generation in both 16-bit and 32-bit CRC modes.</p>

Table continues on the next page...


**CRC\_CRC field descriptions (continued)**

Field	Description
23–16 HL	CRC High Lower Byte  In 16-bit CRC mode (the CTRL[TCRC] bit is 0), this field is not used for programming a seed value. In 32-bit CRC mode (the CTRL[TCRC] bit is 1), values written to this field are part of the seed value when the CTRL[WAS] bit is 1. When the CTRL[WAS] bit is 0, data written to this field is used for CRC checksum generation in both 16-bit and 32-bit CRC modes.
15–8 LU	CRC Low Upper Byte  When the CTRL[WAS] bit is 1, values written to this field are part of the seed value. When the CTRL[WAS] bit is 0, data written to this field is used for CRC checksum generation.
7–0 LL	CRC Low Lower Byte  When the CTRL[WAS] bit is 1, values written to this field are part of the seed value. When the CTRL[WAS] bit is 0, data written to this field is used for CRC checksum generation.

**35.2.2 CRC Polynomial Register (CRC\_GPOLY)**

This register contains the value of the polynomial for the CRC calculation. The HIGH field contains the upper 16 bits of the CRC polynomial, which are used only in 32-bit CRC mode. Writes to the HIGH field are ignored in 16-bit CRC mode. The LOW field contains the lower 16 bits of the CRC polynomial, which are used in both 16- and 32-bit CRC modes.

Address: CRC\_GPOLY is 4003\_2000h base + 4h offset = 4003\_2004h



**CRC\_GPOLY field descriptions**

Field	Description
31–16 HIGH	High polynomial half-word  This field is writable and readable in 32-bit CRC mode (the CTRL[TCRC] bit is 1). This field is not writable in 16-bit CRC mode (the CTRL[TCRC] bit is 0).
15–0 LOW	Low polynomial half-word  This field is writable and readable in both 32-bit and 16-bit CRC modes.

### 35.2.3 CRC Control Register (CRC\_CTRL)

This register controls the configuration and working of the CRC module. Appropriate bits must be set before starting a new CRC calculation. A new CRC calculation is initialized by asserting the CTRL[WAS] bit and then writing the seed into the CRC data register.

Address: CRC\_CTRL is 4003\_2000h base + 8h offset = 4003\_2008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
R																	0																					
W	TOT																TOTR											0										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						

#### CRC\_CTRL field descriptions

Field	Description
31–30 TOT	Type of Transpose for Writes  These bits define the transpose configuration of the data written to the CRC data register. Refer to the description of the transpose feature for the available transpose options.  00 No transposition. 01 Bits in bytes are transposed; bytes are not transposed. 10 Both bits in bytes and bytes are transposed. 11 Only bytes are transposed; no bits in a byte are transposed.
29–28 TOTR	Type of Transpose for Read  These bits identify the transpose configuration of the value read from the CRC data register. Refer to the description of the transpose feature for the available transpose options.  00 No transposition. 01 Bits in bytes are transposed; bytes are not transposed. 10 Both bits in bytes and bytes are transposed. 11 Only bytes are transposed; no bits in a byte are transposed.
27 Reserved	This read-only field is reserved and always has the value zero.
26 FXOR	Complement Read of CRC data register  Some CRC protocols require the final checksum to be XORed with 0xFFFFFFFF or 0xFFFF. Asserting this bit enables "on the fly" complementing of read data.  0 No XOR on reading. 1 Invert or complement the read value of the CRC data register.
25 WAS	Write CRC data register as seed  When this bit is asserted, a value written to the CRC data register is considered a seed value. When this bit is de-asserted, a value written to the CRC data register is taken as data for CRC computation.

Table continues on the next page...

**CRC\_CTRL field descriptions (continued)**

Field	Description
	0 Writes to the CRC data register are data values. 1 Writes to the CRC data register are seed values.
24 TCRC	Width of CRC protocol. 0 16-bit CRC protocol. 1 32-bit CRC protocol.
23–0 Reserved	This read-only field is reserved and always has the value zero.

## 35.3 Functional description

### 35.3.1 CRC initialization/re-initialization

To enable the CRC calculation, the user must program the WAS, POLYNOMIAL, and necessary parameters for transpose and CRC result inversion in the applicable registers. Asserting the CTRL[WAS] bit enables the programming of the seed value into the CRC data register.

After a completed CRC calculation, re-asserting the CTRL[WAS] bit and programming a seed (whether the value is new or a previously used seed value) re-initialize the CRC module for a new CRC computation. All other parameters must be set before programming the seed value and subsequent data values.

### 35.3.2 CRC calculations

In 16-bit and 32-bit CRC modes, data values can be programmed 8 bits, 16 bits, or 32 bits at a time, provided all bytes are contiguous. Non-contiguous bytes can lead to an incorrect CRC computation.

#### 35.3.2.1 16-bit CRC

Compute a 16-bit CRC with the following steps:

1. Clear the CTRL[TCRC] bit to enable 16-bit CRC mode.
2. Program the transpose and complement options in the CTRL register as required for the CRC calculation. See [Transpose feature](#) and [CRC result complement](#) for details.

3. Write a 16-bit polynomial to the GPOLY[LOW] field. The GPOLY[HIGH] field is not usable in 16-bit CRC mode.
4. Set the CTRL[WAS] bit to program the seed value.
5. Write a 16-bit seed to CRC[LU:LL]. CRC[HU:HL] are not used.
6. Clear the CTRL[WAS] bit to start writing data values.
7. Write data values into CRC[HU:HL:LU:LL]. A CRC is computed on every data value write, and the intermediate CRC result is stored back into CRC[LU:LL].
8. When all values have been written, read the final CRC result from CRC[LU:LL].

Transpose and complement operations are performed "on the fly" while reading or writing values. See [Transpose feature](#) and [CRC result complement](#) for details.

### 35.3.2.2 32-bit CRC

Compute a 32-bit CRC with the following steps:

1. Set the CTRL[TCRC] bit to enable 32-bit CRC mode.
2. Program the transpose and complement options in the CTRL register as required for the CRC calculation. See [Transpose feature](#) and [CRC result complement](#) for details.
3. Write a 32-bit polynomial to GPOLY[HIGH:LOW].
4. Set the CTRL[WAS] bit to program the seed value.
5. Write a 32-bit seed to CRC[HU:HL:LU:LL].
6. Clear the CTRL[WAS] bit to start writing data values.
7. Write data values into CRC[HU:HL:LU:LL]. A CRC is computed on every data value write, and the intermediate CRC result is stored back into CRC[HU:HL:LU:LL].
8. When all values have been written, read the final CRC result from CRC[HU:HL:LU:LL]. The CRC is calculated bitwise, and two clocks are required to complete one CRC calculation.

Transpose and complement operations are performed "on the fly" while reading or writing values. See [Transpose feature](#) and [CRC result complement](#) for details.

### 35.3.3 Transpose feature

By default, the transpose feature is not enabled. However, some CRC standards require the input data and/or the final checksum to be transposed. The user software has the option to configure each transpose operation separately, as desired by the CRC standard. The data is transposed "on the fly" while being read or written.

Some protocols use little endian format for the data stream to calculate a CRC. In this case, the transpose feature usefully flips the bits. This transpose option is one of the types supported by the CRC module.

### 35.3.3.1 Types of transpose

The CRC module provides several types of transpose functions to flip the bits and/or bytes (for both writing input data and reading the CRC result, separately using the CTRL[TOT] or CTRL[TOTR] fields) according to the CRC calculation being used.

The following types of transpose functions are available for writing to and reading from the CRC data register.

1. CTRL[TOT] or CTRL[TOTR] is 00

No transposition occurs.

2. CTRL[TOT] or CTRL[TOTR] is 01

Bits in a byte are transposed, while bytes are not transposed.

reg[31:0] becomes {reg[24:31], reg[16:23], reg[8:15], reg[0:7]}




Figure 35-5. Transpose type 01

3. CTRL[TOT] or CTRL[TOTR] is 10

Both bits in bytes and bytes are transposed.

reg[31:0] becomes = {reg[0:7], reg[8:15], reg[16:23], reg[24:31]}




Figure 35-6. Transpose type 10

4. CTRL[TOT] or CTRL[TOTR] is 11

Bytes are transposed, but bits are not transposed.

reg[31:0] becomes {reg[7:0], reg[15:8], reg[23:16], reg[31:24]}




Figure 35-7. Transpose type 11

#### NOTE

For 8-bit and 16-bit write accesses to the CRC data register, the data is transposed with zeros on the unused byte or bytes (taking 32 bits as a whole), but the CRC is calculated on the valid byte(s) only. When reading the CRC data register for a 16-bit CRC result and using transpose options 10 and 11, the resulting value after transposition resides in the CRC[*HU*:*HL*] fields. The user software must account for this situation when reading the 16-bit CRC result, so reading 32 bits is preferred.

### 35.3.4 CRC result complement

When the CTRL[*FXOR*] bit is set, the checksum is complemented: The CRC result complement function outputs the complement of the checksum value stored in the CRC data register every time the CRC data register is read. When the CTRL[*FXOR*] bit is cleared, reading the CRC data register accesses the raw checksum value.



# Chapter 36

## Memory-Mapped Cryptographic Acceleration Unit (MMCAU)

### 36.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.


The Memory-Mapped Cryptographic Acceleration Unit (MMCAU) is a coprocessor that is connected to the processor's Private Peripheral Bus (PPB). It supports the hardware implementation of a set of specialized operations to improve the throughput of software-based security encryption/decryption operations and message digest functions.

The MMCAU supports acceleration of the DES, 3DES, AES, MD5, SHA-1 and SHA-256 algorithms. Freescale provides an optimized, callable C-function library that provides the appropriate software building blocks to implement higher-level security functions.

### 36.2 MMCAU Block Diagram

The following simplified block diagram illustrates the MMCAU.

## MMCAU Block Diagram




**Figure 36-1. MMCAU Block Diagram**

**Table 36-1. MMCAU parts table**

Item	Description
Translator submodule	Provides the bridge between the private APB interface and the CAU module. Passes memory-mapped commands and data on the APB to/from the CAU
4-entry FIFO	Contains commands and input operands plus the associated control captured from the PPB and sent to the CAU
CAU	3-terminal block with a command and (optional) input operand and a result bus. More details in following figure.

The following figure shows the CAU block in more detail.



**Figure 36-2. Top Level CAU Block Diagram**

### 36.3 Overview

As the name suggests, the MMCAU provides a mechanism for memory-mapped register reads and writes to be transformed into specific commands and operands sent to the CAU coprocessor.

The MMCAU translator module performs all the required control functions affecting the transmission of commands to the CAU module and, if needed, stalling the PPB transactions based on the state of the 4-entry command/data FIFO, etc. The translator also performs some basic integrity checks on PPB operations.

The set of implemented algorithms provides excellent support for network security standards (SSL, IPsec). Additionally, using the MMCAU efficiently permits the implementation of any higher level functions or modes of operation (HMAC, CBC, etc.) based on the supported algorithms.

The cryptographic algorithms are implemented partially in software with only functions critical to increasing performance implemented in hardware. The MMCAU allows for efficient, fine-grained partitioning of functions between hardware and software:

- Implement the innermost security kernel functions using the coprocessor instructions
- Implement higher-level functions in software by using the standard processor instructions

This partitioning of functions is key to minimizing size of the MMCAU while maintaining a high level of throughput. Using software for some functions also simplifies the MMCAU design. The CAU implements a set of coprocessor commands that operate on a register file of 32-bit registers.

### 36.4 Features

The MMCAU includes these distinctive features:

- Supports DES, 3DES, AES, MD5, SHA-1, and SHA-256 algorithms
- Simple, flexible programming model
- Ability to send up to three commands in one data write operation

### 36.5 Memory Map/Register Definition

The CAU contains multiple registers used by each of the supported algorithms. The following table shows which registers are applicable to each supported algorithm, and indicates the corresponding letter designations for each algorithm. For more information on these letter designations, refer to the algorithm specifications.

Code	Register	DES	AES	MD5	SHA-1	SHA-256
0	CAU status register (CASR)	—	—	—	—	—
1	CAU accumulator (CAA)	—	—	a	T	T
2	General purpose register 0 (CA0)	C	W0	—	A	A
3	General purpose register 1 (CA1)	D	W1	b	B	B
4	General purpose register 2 (CA2)	L	W2	c	C	C
5	General purpose register 3 (CA3)	R	W3	d	D	D
6	General purpose register 4 (CA4)	—	—	—	E	E

Table continues on the next page...

Code	Register	DES	AES	MD5	SHA-1	SHA-256
7	General purpose register 5 (CA5)	—	—	—	W	F
8	General purpose register 6 (CA6)	—	—	—	—	G
9	General purpose register 7 (CA7)	—	—	—	—	H
10	General purpose register 8 (CA8)	—	—	—	—	W/T <sub>1</sub>

The CAU only supports 32-bit operations and register accesses. All registers support read, write, and ALU operations. However, only bits 1–0 of the CASR are writable. Bits 31–2 of the CASR must be written as 0 for compatibility with future versions of the CAU.

The codes listed in this section are used in the memory-mapped commands. For more details on this, see [MMCAU Programming Model](#).

#### NOTE

In the following table, the "address" or "offset" refers to the command code value for the CAU registers.

#### CAU memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E008_1000	Status Register (CAU_CASR)	32	R/W	2000_0000h	<a href="#">36.5.1/1022</a>
E008_1001	Accumulator (CAU_CAA)	32	R/W	0000_0000h	<a href="#">36.5.2/1023</a>
E008_1002	General Purpose Register (CAU_CA0)	32	R/W	0000_0000h	<a href="#">36.5.3/1023</a>
E008_1003	General Purpose Register (CAU_CA1)	32	R/W	0000_0000h	<a href="#">36.5.3/1023</a>
E008_1004	General Purpose Register (CAU_CA2)	32	R/W	0000_0000h	<a href="#">36.5.3/1023</a>
E008_1005	General Purpose Register (CAU_CA3)	32	R/W	0000_0000h	<a href="#">36.5.3/1023</a>
E008_1006	General Purpose Register (CAU_CA4)	32	R/W	0000_0000h	<a href="#">36.5.3/1023</a>


*Table continues on the next page...*



### 36.5.2 Accumulator (CAU\_CAA)

Commands use the CAU accumulator for storage of results and as an operand for the cryptographic algorithms.

Address: CAU\_CAA is E008\_1000h base + 1h offset = E008\_1001h



#### CAU\_CAA field descriptions

Field	Description
31–0 ACC	Accumulator Stores results of various CAU commands.

### 36.5.3 General Purpose Register (CAU\_CA)

The general purpose register is used in the CAU commands for storage of results and as operands for the various cryptographic algorithms.

Addresses: CAU\_CA0 is E008\_1000h base + 2h offset = E008\_1002h

CAU\_CA1 is E008\_1000h base + 3h offset = E008\_1003h

CAU\_CA2 is E008\_1000h base + 4h offset = E008\_1004h

CAU\_CA3 is E008\_1000h base + 5h offset = E008\_1005h


CAU\_CA4 is E008\_1000h base + 6h offset = E008\_1006h

CAU\_CA5 is E008\_1000h base + 7h offset = E008\_1007h

CAU\_CA6 is E008\_1000h base + 8h offset = E008\_1008h

CAU\_CA7 is E008\_1000h base + 9h offset = E008\_1009h

CAU\_CA8 is E008\_1000h base + Ah offset = E008\_100Ah



#### CAU\_CAn field descriptions

Field	Description
31–0 CAn	General purpose registers Used by the CAU commands. Some cryptographic operations work with specific registers.

## CAU\_CAn field descriptions (continued)

Field	Description
-------	-------------

## 36.6 Functional Description

This section discusses the programming model and operation of the MMCAU.

### 36.6.1 MMCAU Programming Model

The 4-entry FIFO is indirectly mapped into a 4-KByte address space associated with the MMCAU (located at byte addresses 0xE008\_1000 - 0xE008\_1FFF on this device). This address space is effectively split into 2 equal regions:

- one used to directly write commands for CAU load operations
- the other used to send commands and input operands for CAU loads

Data writes on the PPB are loaded into this FIFO and automatically converted into CAU load operands by the MMCAU translator. Data reads on the PPB are converted into CAU store register operations where the result is returned to the processor as the read data value.

The CAU requires a 15-bit command (and optionally, a 32-bit input operand) for each CAU load (PPB write). The 15-bit command includes the 9-bit opcode plus other bits statically formed by the MMCAU translator logic controlling the CAU.

The following figure shows the 4-KByte address space and the mapping of the CAU commands into this space.

#### NOTE

Although the indirect store/load portion of the address space in the figure only shows the indirect load/store commands, direct load commands can also be used in this space. However, it is more efficient to use the direct load portion of the address space.

#### NOTE

Accesses to the reserved space in the direct load space is terminated with an error, while accesses to the reserved space in the indirect load/store space is detected as an illegal CAU command. See [MMCAU Integrity Checks](#) for details.




Figure 36-15. MMCAU memory map

### 36.6.1.1 Direct Loads

The MMCAU supports writing multiple commands in each 32-bit direct write operation. Each 9-bit opcode also includes a valid bit. Therefore, one, two, or three commands can be transmitted in a single 32-bit PPB write. The following figure illustrates the accepted formats for the 32-bit MMCAU write data value:




Figure 36-16. Direct loads

### 36.6.1.2 Indirect Loads

For CAU load operations requiring a 32-bit input operand, the address contains the 9-bit opcode to be passed to the MMCAU while the data is the 32-bit operand. Specifically, the MMCAU address and data for these indirect writes is defined as:




Figure 36-17. Indirect loads

### 36.6.1.3 Indirect Stores

For CAU store operations, a PPB read is performed with the appropriate CAU store register opcode embedded in the address. This appears as another indirect command. The details are:




Figure 36-18. Indirect store

## 36.6.2 MMCAU Integrity Checks

If an illegal operation or access is attempted, the PPB bus cycle is terminated with an error response and the operation is aborted and not sent to the CAU.

The MMCAU performs a series of address and data integrity checks as described in the following sections. The results of these checks are logically summed together, and if appropriate, a PPB error termination is generated.

### 36.6.2.1 Address Integrity Checks

The MMCAU address checking includes the following. See [Figure 36-15](#) for the MMCAU memory map details.

- Any MMCAU reference using a non-0-modulo-4 byte address ( $\text{addr}[1:0] \neq 00$ ) generates an error termination.
- For MMCAU writes:
  - Only the first 64 bytes of the 2-Kbyte direct write address space can be referenced. Attempting to access regions beyond the first 64 bytes terminates with an error.
  - The second 2-Kbyte space defines the indirect address-as-command region and any reference in this space is allowed by the MMCAU.

### NOTE

The CAU contains error logic to detect any illegal command sent to it. Accordingly, there are address values in this upper 2 Kbyte region of the address space that are passed to the CAU, and then detected as illegal commands. If the CAU detects an illegal command, it sets the CASR[IC] flag and performs no operation.

- For MMCAU reads:
  - Any attempted read from the first 2-Kbyte region of the address space (an attempted direct read) is illegal and produces an error termination.
  - Within the second 2-Kbyte region ( $\text{addr}[11] = 1$ ) of the address space, only a 64-byte space is treated as a legal CAU store operation. The allowable addresses are defined as:

$$\text{addr}[11:0] = 1000\_10xx\_xx\_00$$

where the 4-bit xxxx value specifies the CAU register number. The CAU supports a subset of the allowable register numbers (0x0 - 0xA). Attempting a store of a reserved (unsupported) register produces an undefined result.

### 36.6.2.2 Data Integrity Checks

Direct writes can send 1, 2, or 3 commands to the CAU in a single 32-bit transfer. As shown in [Figure 36-16](#), the commands include a valid bit located at bits 31, 20, and 9 of the write data where:

- Bit 31 is the valid bit for the first command
- Bit 20 is the valid bit for the second command
- Bit 9 is the valid bit for the third command

The direct write data check validates the combination of these three valid bits. The following are the three legal states associated with these bits:

## Functional Description

Value of bits 31, 20, and 9	Number of commands included
100	1
110	2
111	3

All other combinations of bits 31, 20, and 9 are illegal and generate an error termination.

### 36.6.3 CAU Commands

The CAU supports the commands shown in the following table. All other encodings are reserved. The CASR[IC] bit is set if an undefined command is issued. A specific illegal command (ILL) is defined to allow software self-checking. Reserved commands should not be issued to ensure compatibility with future implementations.

The CMD field specifies the 9-bit CAU opcode for the operation command.

See [Assembler Equate Values](#) for a set of assembly constants used in the command descriptions here. If supported by the assembler, macros can also be created for each instruction. The value CAx should be interpreted as any CAU register (CASR, CAA, CA<sub>n</sub>).

**Table 36-15. CAU Commands**

Type	Command Name	Description	CMD									Operation
			8	7	6	5	4	3	2	1	0	
Direct load	CNOP	No Operation	0x000									—
Indirect load	LDR	Load Reg	0x01			CAx						Op1 → CAx
Indirect store	STR	Store Reg	0x02			CAx						CAx → Result
Indirect load	ADR	Add	0x03			CAx						CAx + Op1 → CAx
Indirect load	RADR	Reverse and Add	0x04			CAx						CAx + ByteRev(Op1) → CAx
Direct load	ADRA	Add Reg to Acc	0x05			CAx						CAx + CAA → CAA
Indirect load	XOR	Exclusive Or	0x06			CAx						CAx ^ Op1 → CAx
Indirect load	ROTL	Rotate Left	0x07			CAx						(CAx <<< (Op1 % 32))   (CAx >>> (32 - (Op1 % 32))) → CAx
Direct load	MVRA	Move Reg to Acc	0x08			CAx						CAx → CAA
Direct load	MVAR	Move Acc to Reg	0x09			CAx						CAA → CAx
Direct load	AESS	AES Sub Bytes	0x0A			CAx						SubBytes(CAx) → CAx
Direct load	AESIS	AES Inv Sub Bytes	0x0B			CAx						InvSubBytes(CAx) → CAx
Indirect load	AESC	AES Column Op	0x0C			CAx						MixColumns(CAx)^Op1 → CAx

Table continues on the next page...

**Table 36-15. CAU Commands (continued)**

Type	Command Name	Description	CMD								Operation
			8	7	6	5	4	3	2	1	
Indirect load	AESIC	AES Inv Column Op	0x0D				CAx				InvMixColumns(CAx^Op1) → CAx
Direct load	AESR	AES Shift Rows	0x0E0								ShiftRows(CA0-CA3) → CA0-CA3
Direct load	AESIR	AES Inv Shift Rows	0x0F0								InvShiftRows(CA0-CA3) → CA0-CA3
Direct load	DESR	DES Round	0x10			IP	FP	KS[1:0]			DES Round(CA0-CA3) → CA0-CA3
Direct load	DESK	DES Key Setup	0x11			0	0	C P	D C	DES Key Op(CA0-CA1) → CA0-CA1 Key Parity Error & CP → CASR[1]	
Direct load	HASH	Hash Function	0x12			0	HF[2:0]			Hash Func(CA1-CA3)+CAA → CAA	
Direct load	SHS	Secure Hash Shift	0x130								CAA <<< 5 → CAA, CAA → CA0, CA0 → CA1, CA1 <<< 30 → CA2, CA2 → CA3, CA3 → CA4
Direct load	MDS	Message Digest Shift	0x140								CA3 → CAA, CAA → CA1, CA1 → CA2, CA2 → CA3,
Direct load	SHS2	Secure Hash Shift 2	0x150								CAA → CA0, CA0 → CA1, CA1 → CA2, CA2 → CA3, CA3 + CA8 → CA4, CA4 → CA5, CA5 → CA6, CA6 → CA7
Direct load	ILL	Illegal Command	0x1F0								0x1 → CASR[IC]

### 36.6.3.1 Coprocessor No Operation (CNOP)

The CNOP command is the coprocessor no-op. It is issued by the MMCAU and consumes a location in the MMCAU FIFO, but has no effect on any CAU register.

### 36.6.3.2 Load Register (LDR)

The LDR command loads CAx with the source data specified by the write data.

### 36.6.3.3 Store Register (STR)

The STR command returns the value of CAX specified in the read address to the destination specified as read data.

### 36.6.3.4 Add to Register (ADR)

The ADR command adds the source operand specified by the write data to CAX and stores the result in CAX.

### 36.6.3.5 Reverse and Add to Register (RADR)

The RADR command performs a byte reverse on the source operand specified by the write data, adds that value to CAX, and stores the result in CAX. This table shows an example.

**Table 36-16. RADR Command Example**

Operand	CAX Before	CAX After
0x0102_0304	0xA0B0_C0D0	0xA4B3_C2D1

### 36.6.3.6 Add Register to Accumulator (ADRA)

The ADRA command adds CAX to CAA and stores the result in CAA.

### 36.6.3.7 Exclusive Or (XOR)

The XOR command performs an exclusive-or of the source operand specified by the write data with CAX and stores the result in CAX.

### 36.6.3.8 Rotate Left (ROTL)

ROTL rotates the CAX bits to the left with the result stored back to CAX. The number of bits to rotate is the value specified by the write data modulo 32.

### 36.6.3.9 Move Register to Accumulator (MVRA)

The MVRA command moves the value from the source register CAx to the destination register CAA.

### 36.6.3.10 Move Accumulator to Register (MVAR)

The MVAR command moves the value from source register CAA to the destination register CAx.

### 36.6.3.11 AES Substitution (AESS)

The AESS command performs the AES byte substitution operation on CAx and stores the result back to CAx.

### 36.6.3.12 AES Inverse Substitution (AESIS)

The AESIS command performs the AES inverse byte substitution operation on CAx and stores the result back to CAx.

### 36.6.3.13 AES Column Operation (AESC)

The AESC command performs the AES column operation on the contents of CAx then performs an exclusive-or of that result with the source operand specified by the write data and stores the result in CAx.

### 36.6.3.14 AES Inverse Column Operation (AESIC)

The AESIC command performs an exclusive-or operation of the source operand specified by the write data on the contents of CAx followed by the AES inverse mix column operation on that result and stores the result back in CAx.

### 36.6.3.15 AES Shift Rows (AESR)

The AESR command performs the AES shift rows operation on registers CA0, CA1, CA2, and CA3. This table shows an example.

**Table 36-17. AESR Command Example**

Register	Before	After
CA0	0x0102_0304	0x0106_0B00
CA1	0x0506_0708	0x050A_0F04
CA2	0x090A_0B0C	0x090E_0308
CA3	0x0D0E_0F00	0x0D02_070C

### 36.6.3.16 AES Inverse Shift Rows (AESIR)

The AESIR command performs the AES inverse shift rows operation on registers CA0, CA1, CA2 and CA3. This table shows an example.

**Table 36-18. AESIR Command Example**

Register	Before	After
CA0	0x0106_0B00	0x0102_0304
CA1	0x050A_0F04	0x0506_0708
CA2	0x090E_0308	0x090A_0B0C
CA3	0x0D02_070C	0x0D0E_0F00

### 36.6.3.17 DES Round (DESR)

The DESR command performs a round of the DES algorithm and a key schedule update with the following source and destination designations: CA0=C, CA1=D, CA2=L, CA3=R. If the IP bit is set, DES initial permutation performs on CA2 and CA3 before the round operation. If the FP bit is set, DES final permutation (inverse initial permutation) performs on CA2 and CA3 after the round operation. The round operation uses the source values from registers CA0 and CA1 for the key addition operation. The KSx field specifies the shift for the key schedule operation to update the values in CA0 and CA1. The following table defines the specific shift function performed based on the KSx field.

**Table 36-19. Key Shift Function Codes**

KSx Code	KSx Define	Shift Function
0	KSL1	Left 1
1	KSL2	Left 2
2	KSR1	Right 1
3	KSR2	Right 2

### 36.6.3.18 DES Key Setup (DESK)

The DESK command performs the initial key transformation (permuted choice 1) defined by the DES algorithm on CA0 and CA1 with CA0 containing bits 1–32 of the key and CA1 containing bits 33–64 of the key<sup>1</sup>. If the DC bit is set, no shift operation performs and the values C<sub>0</sub> and D<sub>0</sub> store back to CA0 and CA1 respectively. The DC bit should be set for decrypt operations. If the DC bit is not set, a left shift by one also occurs and the values C<sub>1</sub> and D<sub>1</sub> store back to CA0 and CA1 respectively. The DC bit should be cleared for encrypt operations. If the CP bit is set and a key parity error is detected, CASR[DPE] bit is set; otherwise, it is cleared.

### 36.6.3.19 Hash Function (HASH)

The HASH command performs a hashing operation on a set of registers and adds that result to the value in CAA and stores the result in CAA. The specific hash function performed is based on the HFx field as defined in this table.

This table uses the following terms:

- ROTR<sup>n</sup>(CA<sub>x</sub>): rotate CA<sub>x</sub> register right *n* times
- SHR<sup>n</sup>(CA<sub>x</sub>): shift CA<sub>x</sub> register right *n* times

**Table 36-20. Hash Function Codes**

HFx Code	HFx Define	Hash Function	Hash Logic
0	HFF	MD5 F()	$(CA1 \& CA2) \mid (\overline{CA1} \& CA3)$
1	HFG	MD5 G()	$(CA1 \& CA3) \mid (CA2 \& \overline{CA3})$
2	HFH	MD5 H(), SHA Parity()	$CA1 \wedge CA2 \wedge CA3$
3	HFI	MD5 I()	$CA2 \wedge (CA1 \mid \overline{CA3})$
4	HFC	SHA Ch()	$(CA1 \& CA2) \wedge (\overline{CA1} \& CA3)$
5	HFM	SHA Maj()	$(CA1 \& CA2) \wedge (CA1 \& CA3) \wedge (CA2 \& CA3)$
6	HF2C	SHA-256 Ch()	$(CA4 \& CA5) \wedge (\overline{CA1} \& CA6)$
7	HF2M	SHA-256 Maj()	$(CA0 \& CA1) \wedge (CA0 \& CA2) \wedge (CA1 \& CA2)$
8	HF2S	SHA-256 Sigma 0	$\text{ROTR}^2(CA0) \wedge \text{ROTR}^{13}(CA0) \wedge \text{ROTR}^{22}(CA0)$
9	HF2T	SHA-256 Sigma 1	$\text{ROTR}^6(CA4) \wedge \text{ROTR}^{11}(CA4) \wedge \text{ROTR}^{25}(CA4)$
A	HF2U	SHA-256 sigma 0	$\text{ROTR}^7(CA8) \wedge \text{ROTR}^{18}(CA8) \wedge \text{SHR}^3(CA8)$
B	HF2V	SHA-256 sigma 1	$\text{ROTR}^{17}(CA8) \wedge \text{ROTR}^{19}(CA8) \wedge \text{SHR}^{10}(CA8)$

1. The DES algorithm numbers the most significant bit of a block as bit 1 and the least significant as bit 64.

### 36.6.3.20 Secure Hash Shift (SHS)

The SHS command does a set of parallel register-to-register move and shift operations for implementing SHA-1. The following source and destination assignments are made:

Register	Value prior to command	Value after command executes
CA4	CA4	CA3
CA3	CA3	CA2
CA2	CA2	CA1<<<30
CA1	CA1	CA0
CA0	CA0	CAA
CAA	CAA	CAA<<<5

### 36.6.3.21 Message Digest Shift (MDS)

The MDS command does a set of parallel register-to-register move operations for implementing MD5. The following source and destination assignments are made:

Register	Value prior to command	Value after command executes
CA3	CA3	CA2
CA2	CA2	CA1
CA1	CA1	CAA
CAA	CAA	CA3

### 36.6.3.22 Secure Hash Shift 2 (SHS2)

The SHS2 command does an addition and a set of register to register moves in parallel for implementing SHA-256. The following source and destination assignments are made:

Register	Value prior to command	Value after command executes
CA7	CA7	CA6
CA6	CA6	CA5
CA5	CA5	CA4
CA4	CA4	CA3+CA8
CA3	CA3	CA2
CA2	CA2	CA1
CA1	CA1	CA0
CA0	CA0	CAA

### 36.6.3.23 Illegal Command (ILL)

The ILL command is a specific illegal command that sets CASR[IC]. All other illegal commands are reserved for use in future implementations.

## 36.7 Application/Initialization Information

This section discusses how to initialize and use the MMCAU.

### 36.7.1 Code Example

A code fragment is shown below as an example of how the MMCAU is used. This example shows the round function of the AES algorithm. Core registers are defined as follows:

- R1 points to the key schedule
- R3 contains three direct MMCAU commands
- R8 contains two direct MMCAU commands
- R9 contains an indirect MMCAU command
- FP points to the MMCAU indirect command address space
- IP points to the MMCAU direct command space

```

movw    fp, #:lower16:MMCAU_PPB_INDIRECT      @ fp -> MMCAU_PPB_INDIRECT
movt    fp, #:upper16:MMCAU_PPB_INDIRECT
movw    ip, #:lower16:MMCAU_PPB_DIRECT        @ ip -> MMCAU_PPB_DIRECT
movt    ip, #:upper16:MMCAU_PPB_DIRECT

# r3 = mmcau_3_cmds(AESS+CA0,AESS+CA1,AESS+CA2)
movw    r3, #:lower16:(0x80100200+(AESS+CA0)<<22+(AESS+CA1)<<11+AESS+CA2)
movt    r3, #:upper16:(0x80100200+(AESS+CA0)<<22+(AESS+CA1)<<11+AESS+CA2)

# r8 = mmcau_2_cmds(AESS+CA3,AESR)
movw    r8, #:lower16:(0x80100000+(AESS+CA3)<<22+(AESR)<<11)
movt    r8, #:upper16:(0x80100000+(AESS+CA3)<<22+(AESR)<<11)

add     r9, fp, $((AESC+CA0)<<2)              @ r9 = mmcau_cmd(AESC+CA0)

str     r3, [ip]                             @ sub bytes w0, w1, w2
str     r8, [ip]                             @ sub bytes w3, shift rows
ldmia  r1!, {r4-r7}                          @ get next 4 keys; r1++
stmia  r9, {r4-r7}                          @ mix columns, add keys

```

### 36.7.2 Assembler Equate Values

The following equates ease programming of the MMCAU.

```
; CAU Registers (CAx)
```

## Application/Initialization Information

```
.set CASR,0x0
.set CAA,0x1
.set CA0,0x2
.set CA1,0x3
.set CA2,0x4
.set CA3,0x5
.set CA4,0x6
.set CA5,0x7
.set CA6,0x8
.set CA7,0x9
.set CA8,0xA
; CAU Commands
.set CNOP,0x000
.set LDR,0x010
.set STR,0x020
.set ADR,0x030
.set RADR,0x040
.set ADRA,0x050
.set XOR,0x060
.set ROTL,0x070
.set MVR A,0x080
.set MVAR,0x090
.set AESS,0x0A0
.set AESIS,0x0B0
.set AESC,0x0C0
.set AESIC,0x0D0
.set AESR,0x0E0
.set AESIR,0x0F0
.set DESR,0x100
.set DESK,0x110
.set HASH,0x120
.set SHS,0x130
.set MDS,0x140
.set SHS2,0x150
.set ILL,0x1F0
; DESR Fields
.set IP,0x08      ; initial permutation
.set FP,0x04      ; final permutation
.set KSL1,0x00    ; key schedule left 1 bit
.set KSL2,0x01    ; key schedule left 2 bits
.set KSR1,0x02    ; key schedule right 1 bit
.set KSR2,0x03    ; key schedule right 2 bits
; DESK Field
.set DC,0x01      ; decrypt key schedule
.set CP,0x02      ; check parity
; HASH Functions Codes
.set HFF,0x0      ; MD5 F() CA1&CA2 | ~CA1&CA3
.set HFG,0x1      ; MD5 G() CA1&CA3 | CA2&~CA3
.set HFH,0x2      ; MD5 H(), SHA Parity() CA1^CA2^CA3
.set HFI,0x3      ; MD5 I() CA2^(CA1|~CA3)
.set HFC,0x4      ; SHA Ch() CA1&CA2 ^ ~CA1&CA3
.set HFM,0x5      ; SHA Maj() CA1&CA2 ^ CA1&CA3 ^ CA2&CA3
.set HF2C,0x6     ; SHA-256 Ch() CA4&CA5 ^ ~CA4&CA6
.set HF2M,0x7     ; SHA-256 Maj() CA0&CA1 ^ CA0&CA2 ^ CA1&CA2
.set HF2S,0x8     ; SHA-256 Sigma 0 ROTR2(CA0)^ROTR13(CA0)^ROTR22(CA0)
.set HF2T,0x9     ; SHA-256 Sigma 1 ROTR6(CA4)^ROTR11(CA4)^ROTR25(CA4)
.set HF2U,0xA     ; SHA-256 sigma 0 ROTR7(CA8)^ROTR18(CA8)^SHR3(CA8)
.set HF2V,0xB     ; SHA-256 sigma 1 ROTR17(CA8)^ROTR19(CA8)^SHR10(CA8)
```

# Chapter 37

## Random Number Generator Accelerator (RNGA)

### 37.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

This chapter describes the random number generator accelerator (RNGA), including a programming model, functional description, and application information.

#### 37.1.1 Overview

The RNGA module is a digital integrated circuit capable of generating 32-bit random numbers. The random bits are generated by clocking shift registers with clocks derived from ring oscillators. The configuration of the shift registers ensures statistically good data (that is data that looks random). The oscillators with their unknown frequencies provide the required entropy needed to create random data.

It is important to note that there is no known cryptographic proof showing that this is a secure method of generating random data. In fact, there may be an attack against the random number generator described in this document if its output is used directly in a cryptographic application (the attack is based on the linearity of the internal shift registers). In light of this, it is highly recommended that the random data produced by this module be used as an input seed to a NIST approved (based on DES or SHA-1) Pseudo Random Number Generator as defined in NIST Fips Pub 186-2 Appendix 3 and NIST Fips Pub SP 800-90. It is also recommended that other sources of entropy be used along with the RNGA to generate the seed to the pseudorandom algorithm. The more random sources combined to create the seed the better. The following is a list of sources which could be easily combined with the output of this module:

- Current time using highest precision possible.

- Mouse and keyboard motions (or equivalent if being used on a cell phone or PDA).
- Other entropy supplied directly by the user.

## 37.2 Modes of Operation

Although the RNGA has several modes, only one is intended for use during normal operation. The Sleep Mode is entered by setting the appropriate bit in the RNGA Control Register.

- Normal Mode

In this mode the RNGA generates random data. Since this is the default mode of operation, the user is not required to change the mode before requesting random data.

- Sleep Mode

In this mode the RNGA's oscillator clocks are shut off. The mode is entered by writing to the Sleep (SLP) bit in the RNGA Control Register. When in this mode, the RNGA Output Register will not be loaded.

## 37.3 Memory Map and Register Definition

This section describes the RNGA registers.

RNG memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400A_0000	RNGA Control Register (RNG_CR)	32	R/W	0000_0000h	<a href="#">37.3.1/1039</a>
400A_0004	RNGA Status Register (RNG_SR)	32	R	0001_0000h	<a href="#">37.3.2/1040</a>
400A_0008	RNGA Entropy Register (RNG_ER)	32	W (always reads zero)	0000_0000h	<a href="#">37.3.3/1042</a>
400A_000C	RNGA Output Register (RNG_OR)	32	R	0000_0000h	<a href="#">37.3.4/1043</a>

### 37.3.1 RNGA Control Register (RNG\_CR)

Immediately after reset, the RNGA begins generating entropy in its internal shift registers. Random data is not pushed to the RNGA Output Register until after the GO bit in the RNGA Control register is set. After this, a random 32-bit word is pushed to the RNGA Output Register every 256 system clock cycles. If the RNGA Output Register is full, then no push will occur. In this way, the RNGA Output Register is kept as close to full as possible.

Address: RNG\_CR is 400A\_0000h base + 0h offset = 400A\_0000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0												0			
W									SLP				CLRI	INTM	HA	GO
Reset	0	0	0	0	0	0	0	0	0	0	0		0	0	0	

**RNG\_CR field descriptions**

Field	Description
31–5 Reserved	This read-only field is reserved and always has the value zero.
4 SLP	<p>Sleep</p> <p>The RNGA can be placed in low power mode by either asserting the module input , or by setting this bit. If either of these conditions are met, the oscillators are disabled. Clearing this bit causes the RNGA to exit Sleep Mode. The RNGA Output Register is not pushed while the RNGA is in Sleep Mode.</p> <p>0 RNGA is not in Sleep mode. 1 RNGA is in Sleep mode.</p>
3 CLRI	<p>Clear Interrupt</p> <p>Writing a one to this bit clears the error interrupt as well as the error status bit (ERRI) in the RNGA Status Register. The bit is self clearing.</p> <p>0 Do not clear the interrupt. 1 Clear the interrupt.</p>
2 INTM	Interrupt Mask

*Table continues on the next page...*

**RNG\_CR field descriptions (continued)**

Field	Description
	This bit masks the error interrupt. 0 Interrupt is enabled. 1 Interrupt is masked.
1 HA	High Assurance While this bit is high, a read of the RNGA Output Register while empty causes a security violation. This bit enables security violation bit (SECV) in the RNGA Status Register. This bit is sticky and can only be cleared through a hardware reset. 0 Notification of security violations is enabled. 1 Notification of security violations is masked.
0 GO	This bit must be set before the RNGA begins loading data into the RNGA Output Register. This bit is sticky and can only be cleared by a hardware reset . Setting this bit does not bring the RNGA out of Sleep Mode. Furthermore, this bit does not need to be reset after exiting Sleep Mode. 0 RNGA Output Register is not loaded with random data. 1 RNGA Output Register is loaded with random data.

**37.3.2 RNGA Status Register (RNG\_SR)**

The RNGA Status Register is a read only register which reflects the internal status of the RNGA.

Address: RNG\_SR is 400A\_0000h base + 4h offset = 400A\_0004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								OREG_SIZE							
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	OREG_LVL								0		SLP	ERRI	ORU	LRS	SECV	
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**RNG\_SR field descriptions**

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 OREG_SIZE	Output Register Size This bit signals the actual size of the RNGA Output Register. In other words, this is the maximum possible RNGA Output Register Level. The bits should be interpreted as an integer. This value is set to 0x01.

Table continues on the next page...


## RNG\_SR field descriptions (continued)

Field	Description
15–8 OREG_LVL	<p>Output Register Level</p> <p>This bit signals how many random words are currently resident in the RNGA Output Register. Only two values are possible. The bits should be interpreted as an integer (the value 0b00000001 indicates that 0x01 random word is in the RNGA Output Register, while the value 0b00000000 indicates that no random data is in the RNGA Output Register).</p>
7–5 Reserved	This read-only field is reserved and always has the value zero.
4 SLP	<p>Sleep</p> <p>This bit reflects whether the RNGA is in Sleep mode (that is either the Sleep bit (SLP) in the RNGA Control Register is set or the “ipg_doze” input is asserted). When this bit is set, the RNGA is in Sleep Mode and the oscillator clocks are inactive. While in this mode, the RNGA Output Register will not be loaded and the RNGA Output Register Level does not increase.</p> <p>0 The RNGA is not in Sleep mode. 1 The RNGA is in Sleep mode.</p>
3 ERRI	<p>Error Interrupt</p> <p>This bit is always enabled and signals a RNGA Output Register underflow condition. This bit is different from the previous two bits in that it is only reset by a write to the clear interrupt bit (CLRI) in the RNGA Control Register. This bit is not masked by the Interrupt Mask bit of the RNGA Control Register.</p> <p>0 The RNGA Output Register has not been read while empty. 1 The RNGA Output Register has been read while empty.</p>
2 ORU	<p>Output Register Underflow</p> <p>This bit is always enabled and signals a RNGA Output Register underflow condition. The bit is reset by reading the RNGA Status Register.</p> <p>0 The RNGA Output Register has not been read while empty since last read of the RNGA Status Register. 1 The RNGA Output Register has been read while empty since last read of the RNGA Status Register.</p>
1 LRS	<p>Last Read Status</p> <p>This bit is always enabled and reflects the status of the most recent read of the RNGA Output Register.</p> <p>0 Last read was performed while the RNGA Output Register was not empty. 1 Last read was performed while the RNGA Output Register was empty (underflow condition).</p>
0 SECV	<p>Security Violation</p> <p>When enabled by the High Assurance bit (HA) in the RNGA Control Register, this bit signals that a security violation has occurred. Currently, RNGA Output Register underflow is the only condition which is considered a security violation. The bit is sticky and can only be cleared by a hardware reset.</p> <p>0 No security violations have occurred or the High Assurance bit (HA) in the RNGA Control Register is not set. 1 A security violation has occurred.</p>

### 37.3.3 RNGA Entropy Register (RNG\_ER)

The RNGA Entropy Register is a write-only register that allows the user to insert entropy into the RNGA. This register allows an external user to continually seed the RNGA with externally generated random data. Although the use of this register is recommended, it is also optional. The RNGA Entropy Register can be written at any time during operation.

Address: RNG\_ER is 400A\_0000h base + 8h offset = 400A\_0008h




**RNG\_ER field descriptions**

Field	Description
31–0 EXT_ENT	External Entropy  A write to this register allows the user to introduce 32-bits of entropy to the internal state of RNGA. Eight writes are required to introduce 256-bits of external entropy.

### 37.3.4 RNGA Output Register (RNG\_OR)

The RNGA Output Register provides temporary storage for random data generated by the RNGA. As long as the RNGA Output Register is not empty, a read of this address will return 32 bits of random data. If the RNGA Output Register is read when it is empty, Error Interrupt (ERRI), Output Register Underflow (ORU) and Last Read Status (LRS) bits in the RNGA Status Register are set. If the interrupt is enabled in the RNGA Control Register, an interrupt is triggered to the interrupt controller. The RNGA Output Register Level field in the RNGA Status Register, can be polled to monitor how many 32-bit words are currently resident in the RNGA Output Register. When in Normal Mode, a new random word is pushed into the RNGA Output Register every 256 system clock cycles (as long as the RNGA Output Register is not full). It is very important to poll the RNGA Status Register to make sure random values are present before reading from the RNGA Output Register.

Address: RNG\_OR is 400A\_0000h base + Ch offset = 400A\_000Ch



**RNG\_OR field descriptions**

Field	Description
31-0 RANDOUT	Random Output 32-bits of Random Data

## 37.4 Functional Description

The following figure shows the RNGA has three functional blocks: output FIFO, internal bus interface, and the RNGA core/control logic blocks. The following sections describe these blocks in more detail.




Figure 37-5. RNGA Block Diagram

### 37.4.1 RNGA Output Register

The RNGA Output Register provides temporary storage for random data generated by the RNGA Core/Control Logic block. The RNGA status register allows the user to monitor the number of random words in the RNGA Output Register through the RNGA Output Register Level field. If the user reads from the RNGA Output Register when it is empty and the interrupt is enabled, the RNGA drives an interrupt request to the interrupt controller. It is very important to poll the RNGA Status Register to make sure random values are present before reading from the RNGA Output Register.

### 37.4.2 RNGA Core/Control Logic Block

This block contains the RNGA's control logic as well as its core engine used to generate random data.

#### 37.4.2.1 RNGA Control Block

The Control Block contains the address decoder, all addressable registers, and control state machines for the RNGA. This block is responsible for communication with both the peripheral interface and the RNGA Output Register interface. The block also controls the Core Engine to generate random data. The general functionality of the block is as follows. After reset, entropy is generated and stored in the RNGA's shift registers. After the GO bit is set in the RNGA Control Register, the RNGA Output Register is loaded with a random word every 256 system clock cycles. The process of loading the RNGA Output Register continues as long as the RNGA Output Register is not full.

### 37.4.2.2 Core Engine

The Core Engine Block contains the logic used to generate random data. The logic within the Core Engine contains the internal shift registers as well as the logic used to generate the two oscillator based clocks. The Control Block controls how the shift registers are configured as well as when the oscillator clocks are turned on.

## 37.5 Initialization/Application Information

The intended general operation of the RNGA is as follows:

1. Reset/initialize
2. Write to the RNGA Control Register and set the Interrupt Mask (INTM), High Assurance (HA) , and GO bits.
3. Poll the RNGA Status Register for RNGA Output Register level
4. Read available random data from the RNGA Output Register
5. Repeat steps 3 and 4 as needed



# Chapter 38

## MCU DryIce

### 38.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

#### 38.1.1 Features

The MCU DryIce module features include:

- Independent power supply, POR and 32 kHz crystal oscillator
- 32-bytes of secure storage, reset on tamper detect
  - Access control registers can disable read and/or write access to secure storage until next chip reset
  - Valid register indicates which bytes have been initialized since last tamper event or POR
- Tamper time register records time of tamper event
- Two active tamper shift registers each with configurable polynomial
- Register protection
  - Lock register requires VBAT POR or software reset to enable write access
  - Access control registers require system reset to enable read and/or write access
- Up to 10 internal tamper sources plus software initiated tamper capable of generating interrupt or tamper event:
  - Time counter and monotonic counter overflow tamper detect
  - Voltage, temperature and clock out-of-range analog tamper detect
  - Flash security disable and Test mode entry tamper detect
  - Optional DryIce and Security module tamper detect
- Up to 8 external tamper pins capable of generating interrupt or tamper event:

- Configurable polarity and digital glitch filter with optional prescaler
- Configurable for either static or active tamper input
- Supports software initiated tamper pin assertion

### 38.1.2 Modes of operation

MCU DryIce operates in one of two modes of operation, chip power-up and chip power-down.

During chip power-down, DryIce is powered from the backup power supply and is electrically isolated from the rest of the chip. DryIce registers are not accessible, but all functions remain operational and DryIce registers retain their state.

During chip power-up, DryIce remains powered from the backup power supply. DryIce registers are accessible by software and all functions are operational.

### 38.1.3 DryIce signal descriptions

Table 38-1. DryIce signal descriptions

Signal	Description	I/O
TAMPER[7:0]	External tamper input or active tamper output	I/O

## 38.2 Register definition

All registers must be accessed using 32-bit writes and all register accesses incur three wait states.

Write and read accesses by non-supervisor mode software to any register will terminate with a bus error.

Writing to a register protected by the write access register or lock register does not generate a bus error, but the write will not complete.

Reading a register protected by the read access register does not generate a bus error, but the register will read zero.

## DRY memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_2004	Drylce Secure Key Valid Register (DRY_SKVR)	32	R/W	0000_0000h	38.2.1/ 1050
4004_2008	Drylce Secure Key Write Lock Register (DRY_SKWLR)	32	R/W	0000_00FFh	38.2.2/ 1051
4004_200C	Drylce Secure Key Read Lock Register (DRY_SKRLR)	32	R/W	0000_00FFh	38.2.3/ 1051
4004_2010	Drylce Control Register (DRY_CR)	32	R/W	0000_0000h	38.2.4/ 1052
4004_2014	Drylce Status Register (DRY_SR)	32	R/W	0000_0001h	38.2.5/ 1053
4004_2018	Drylce Lock Register (DRY_LR)	32	R/W	00FF_3FFFh	38.2.6/ 1055
4004_201C	Drylce Interrupt Enable Register (DRY_IER)	32	R/W	0000_0001h	38.2.7/ 1058
4004_2020	Drylce Tamper Seconds Register (DRY_TSR)	32	R/W	0000_0000h	38.2.8/ 1059
4004_2024	Drylce Tamper Enable Register (DRY_TER)	32	R/W	0000_0000h	38.2.9/ 1060
4004_2028	Drylce Pin Direction Register (DRY_PDR)	32	R/W	00FF_0000h	38.2.10/ 1061
4004_202C	Drylce Pin Polarity Register (DRY_PPR)	32	R/W	0000_0000h	38.2.11/ 1062
4004_2030	Drylce Active Tamper Register (DRY_ATR0)	32	R/W	0000_0000h	38.2.12/ 1063
4004_2034	Drylce Active Tamper Register (DRY_ATR1)	32	R/W	0000_0000h	38.2.12/ 1063
4004_2040	Drylce Pin Glitch Filter Register (DRY_PGFR0)	32	R/W	0000_0000h	38.2.13/ 1064
4004_2044	Drylce Pin Glitch Filter Register (DRY_PGFR1)	32	R/W	0000_0000h	38.2.13/ 1064
4004_2048	Drylce Pin Glitch Filter Register (DRY_PGFR2)	32	R/W	0000_0000h	38.2.13/ 1064
4004_204C	Drylce Pin Glitch Filter Register (DRY_PGFR3)	32	R/W	0000_0000h	38.2.13/ 1064
4004_2050	Drylce Pin Glitch Filter Register (DRY_PGFR4)	32	R/W	0000_0000h	38.2.13/ 1064
4004_2054	Drylce Pin Glitch Filter Register (DRY_PGFR5)	32	R/W	0000_0000h	38.2.13/ 1064
4004_2058	Drylce Pin Glitch Filter Register (DRY_PGFR6)	32	R/W	0000_0000h	38.2.13/ 1064

Table continues on the next page...

## DRY memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_205C	DryIce Pin Glitch Filter Register (DRY_PGFR7)	32	R/W	0000_0000h	38.2.13/ 1064
4004_2800	DryIce Write Access Control Register (DRY_WAC)	32	R/W	00FF_3FFFh	38.2.14/ 1065
4004_2804	DryIce Read Access Control Register (DRY_RAC)	32	R/W	00FF_3FFFh	38.2.15/ 1067
4004_3000	Secure Key Register (DRY_SKR0)	32	R/W	0000_0000h	38.2.16/ 1070
4004_3004	Secure Key Register (DRY_SKR1)	32	R/W	0000_0000h	38.2.16/ 1070
4004_3008	Secure Key Register (DRY_SKR2)	32	R/W	0000_0000h	38.2.16/ 1070
4004_300C	Secure Key Register (DRY_SKR3)	32	R/W	0000_0000h	38.2.16/ 1070
4004_3010	Secure Key Register (DRY_SKR4)	32	R/W	0000_0000h	38.2.16/ 1070
4004_3014	Secure Key Register (DRY_SKR5)	32	R/W	0000_0000h	38.2.16/ 1070
4004_3018	Secure Key Register (DRY_SKR6)	32	R/W	0000_0000h	38.2.16/ 1070
4004_301C	Secure Key Register (DRY_SKR7)	32	R/W	0000_0000h	38.2.16/ 1070
4004_3800	Secure Write Access Control (DRY_SWAC)	32	R/W	0000_00FFh	38.2.17/ 1070
4004_3804	Secure Read Access Control (DRY_SRAC)	32	R/W	0000_00FFh	38.2.18/ 1071

## 38.2.1 DryIce Secure Key Valid Register (DRY\_SKVR)

Address: DRY\_SKVR is 4004\_2000h base + 4h offset = 4004\_2004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																SKV															
W																	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

## DRY\_SKVR field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

### DRY\_SKVR field descriptions (continued)

Field	Description
7–0 SKV	<p>Secure Key Valid</p> <p>Writing logic one to a bit will clear the valid bit, along with the corresponding word in the secure key register and will set the corresponding secure key register write lock and secure key register read lock register bits.</p> <p>0 Corresponding Secure Key Register has not been initialized since last invalidation, tamper or reset. 1 Corresponding Secure Key Register has been initialized since last invalidation, tamper or reset.</p>

### 38.2.2 Drylce Secure Key Write Lock Register (DRY\_SKWLR)

Address: DRY\_SKWLR is 4004\_2000h base + 8h offset = 4004\_2008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																SKWL															
W	0																1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

#### DRY\_SKWLR field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 SKWL	<p>Secure Key Write Lock</p> <p>Once cleared, this bit can only be set by VBAT POR, software reset, or by writing a logic one to the corresponding bit in the secure key valid register.</p> <p>0 Corresponding Secure Key Register is locked and cannot be written by software. 1 Corresponding Secure Key Register can be written by software.</p>

### 38.2.3 Drylce Secure Key Read Lock Register (DRY\_SKRLR)

Address: DRY\_SKRLR is 4004\_2000h base + Ch offset = 4004\_200Ch


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																SKRL															
W	0																1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

### DRY\_SKRLR field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 SKRL	Secure Key Read Lock  Once cleared, this bit can only be set by VBAT POR, software reset, or by writing a logic one to the corresponding bit in the secure key valid register.  0 Corresponding Secure Key Register is locked and cannot be read by software. 1 Corresponding Secure Key Register can be read by software.

### 38.2.4 Drylce Control Register (DRY\_CR)

Address: DRY\_CR is 4004\_2000h base + 10h offset = 4004\_2010h



### DRY\_CR field descriptions

Field	Description
31–17 DPR	Drylce Prescaler Register  This register can only be written when the Drylce clocks are disabled (when writing logic zero to the Drylce Enable bit) and configures the initial value of the prescaler. It can be read at any time to read the current value of the prescaler.  The 512 Hz prescaler clock output (when bit 22 transitions) clocks the glitch filters. The 1 Hz prescaler clock output (when bit 31 transitions from a one to a zero) clocks the active tamper shift registers.
16–12 Reserved	This read-only field is reserved and always has the value zero.
11 TSRE	Tamper Slew Rate Enable  0 Tamper pins are configured for slow slew rate. 1 Tamper pins are configured for fast slew rate.
10 TDSE	Tamper Drive Strength Enable  0 Tamper pins are configured for low drive strength 1 Tamper pins are configured for high drive strength
9 TPFE	Tamper Passive Filter Enable  An optional low-pass filter (10 MHz to 30 MHz bandwidth) is provided on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (greater than 2 MHz) on the pin.

Table continues on the next page...

## DRY\_CR field descriptions (continued)

Field	Description
	0 Tamper pins are configured with passive input filter disabled 1 Tamper pins are configured with passive input filter enabled
8 THYS	Tamper Hysteresis Select  0 Hysteresis is set to a range of 305 mV to 440 mV. 1 Hysteresis is set to a range of 490 mV to 705 mV.
7–4 Reserved	This read-only field is reserved and always has the value zero.
3 UM	Update Mode  This allows Drylce interrupts to be cleared if no tampering has been detected, while preventing the Drylce tamper flag (SR[DTF]) from being cleared once it is set.  0 Drylce status register cannot be written when the Status Register Lock bit within the Lock Register (LR[SRL]) is clear. 1 Drylce status register cannot be written when the Status Register Lock bit within the Lock Register (LR[SRL]) is clear and Drylce tamper flag (SR[DTF]) is set.
2 TFSR	Tamper Force System Reset  When set, generates a chip reset to the reset controller when the Drylce tamper flag (SR[DTF]) is set and the tamper acknowledge flag is clear.  0 Do not force chip reset when tampering is detected. 1 Force chip reset when tampering is detected.
1 DEN	Drylce Enable  Enables the 32.768 kHz clock within Drylce and the Drylce prescaler that generates the 512 Hz and 1 Hz prescaler clocks. Must be enabled before enabling a glitch filter or active tamper and should only be disabled after disabling all glitch filters and active tampers.  0 Drylce clock and prescaler are disabled. 1 Drylce clock and prescaler are enabled.
0 SWR	Software Reset  Resets all Drylce registers except WAC, RAC, SWAC and SRAC. The CR[SWR] field is also not affected; it is reset by VBAT POR only.  0 No effect. 1 Perform a software reset.

## 38.2.5 Drylce Status Register (DRY\_SR)

Address: DRY\_SR is 4004\_2000h base + 14h offset = 4004\_2014h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
R	0								TPF								0				TMF	FSF	STF	TTF	CTF	VTF	MOF	TOF	TAF	DTF							
W	0								0								0				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1			

### DRY\_SR field descriptions

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 TPF	<p>Tamper Pin Flag</p> <p>These flags are set whenever a tamper pin does not equal its expected value and was not filtered by the glitch filter (if enabled). To clear, write logic one to a flag after the tamper pin equals its expected value and the glitch filter output has updated.</p> <p>0 Tamper not detected. 1 Tamper pin tamper detected.</p>
15–10 Reserved	This read-only field is reserved and always has the value zero.
9 TMF	<p>Test Mode Flag</p> <p>This flag is set whenever any test mode is entered. To clear, write logic one to this flag after exiting from all test modes.</p> <p>0 Tamper not detected. 1 Test mode tamper detected.</p>
8 FSF	<p>Flash Security Flag</p> <p>This flag is set whenever flash security is disabled. To clear, write logic one to this flag after flash security is enabled.</p> <p>0 Tamper not detected. 1 Flash security tamper detected.</p>
7 STF	<p>Security Tamper Flag</p> <p>This flag is set when the (optional) security module asserts its tamper detect. To clear, write logic one to this flag after the security module has negated its tamper detect. If no security module is integrated then this flag will never set.</p> <p>0 Tamper not detected. 1 Security module tamper detected.</p>
6 TTF	<p>Temperature Tamper Flag</p> <p>This flag is set when the junction temperature is outside of specification. To clear, write logic one to this flag after the junction temperature has returned to be within the valid range.</p> <p>0 Tamper not detected. 1 Temperature tampering detected.</p>
5 CTF	<p>Clock Tamper Flag</p> <p>This flag is set when the 32.768 kHz clock source is outside the valid range. To clear, write logic one to this flag after the 32.768 kHz clock source has returned to be within the valid range.</p> <p>0 Tamper not detected. 1 Clock tampering detected.</p>
4 VTF	<p>Voltage Tamper Flag</p>

*Table continues on the next page...*

## DRY\_SR field descriptions (continued)

Field	Description
	<p>This flag is set when the VBAT voltage is outside the valid range. To clear, write logic one to this flag after the VBAT voltage has returned to be within the valid range.</p> <p>0 Tamper not detected. 1 Voltage tampering detected.</p>
3 MOF	<p>Monotonic Overflow Flag</p> <p>This flag is set when the RTC monotonic overflow flag is set. To clear, write logic one to this flag after clearing the RTC monotonic overflow flag.</p> <p>0 Tamper not detected. 1 RTC monotonic overflow tamper detected.</p>
2 TOF	<p>Time Overflow Flag</p> <p>This flag is set when the RTC time overflow flag is set. To clear, write logic one to this flag after clearing the RTC time overflow flag.</p> <p>0 Tamper not detected. 1 RTC time overflow tamper detected.</p>
1 TAF	<p>Tamper Acknowledge Flag</p> <p>This flag is cleared on VBAT POR, software reset or by software writing a logic one to this flag whenever Drylce tamper flag (SR[DTF]) is clear. This flag is set on chip reset assertion whenever the Drylce tamper flag (SR[DTF]) is set.</p> <p>0 Drylce tamper flag (SR[DTF]) is clear or chip reset has not occurred after Drylce tamper flag (SR[DTF]) was set. 1 Chip reset has occurred after Drylce tamper flag (SR[DTF]) was set.</p>
0 DTF	<p>Drylce Tamper Flag</p> <p>Sets on VBAT POR, software reset, a write to the tamper seconds register or whenever an enabled tamper flag is set. Can be cleared by software by writing a logic one to the flag provided the tamper acknowledge flag is set.</p> <p>0 Drylce tampering not detected. 1 Drylce tampering detected.</p>

## 38.2.6 Drylce Lock Register (DRY\_LR)

Address: DRY\_LR is 4004\_2000h base + 18h offset = 4004\_2018h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
R	0								GFL								0	ATL	PPL	PDL	TEL	TSL	IEL	LRL	SRL	CRL	KRL	KWL	KVL	0					
W	1								1								1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1			

### DRY\_LR field descriptions

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 GFL	<p>Glitch Filter Lock</p> <p>Once cleared, these bits can only be set by VBAT POR or software reset.</p> <p>0 Pin glitch filter register is locked and writes are ignored. 1 Pin glitch filter register is not locked and writes complete as normal.</p>
15–14 Reserved	This read-only field is reserved and always has the value zero.
13–12 ATL	<p>Active Tamper Lock</p> <p>Once cleared, these bits can only be set by VBAT POR or software reset.</p> <p>0 Active tamper register is locked and writes are ignored. 1 Active tamper register is not locked and writes complete as normal.</p>
11 PPL	<p>Pin Polarity Lock</p> <p>Once cleared, this bit can only be set by VBAT POR or software reset.</p> <p>0 Pin polarity register is locked and writes are ignored. 1 Pin polarity register is not locked and writes complete as normal.</p>
10 PDL	<p>Pin Direction Lock</p> <p>Once cleared, this bit can only be set by VBAT POR or software reset.</p> <p>0 Pin direction register is locked and writes are ignored. 1 Pin direction register is not locked and writes complete as normal.</p>
9 TEL	<p>Tamper Enable Lock</p> <p>Once cleared, this bit can only be set by VBAT POR or software reset.</p> <p>0 Tamper enable register is locked and writes are ignored. 1 Tamper enable register is not locked and writes complete as normal.</p>
8 TSL	<p>Tamper Seconds Lock</p> <p>Once cleared, this bit can only be set by VBAT POR or software reset.</p> <p>0 Tamper seconds register is locked and writes are ignored. 1 Tamper seconds register is not locked and writes complete as normal.</p>
7 IEL	<p>Interrupt Enable Lock</p> <p>Once cleared, this bit can only be set by VBAT POR or software reset.</p> <p>0 Interrupt enable register is locked and writes are ignored. 1 Interrupt enable register is not locked and writes complete as normal.</p>
6 LRL	<p>Lock Register Lock</p> <p>Once cleared, this bit can only be set by VBAT POR or software reset.</p>

*Table continues on the next page...*

**DRY\_LR field descriptions (continued)**


<b>Field</b>	<b>Description</b>
	0 Lock register is locked and writes are ignored. 1 Lock register is not locked and writes complete as normal.
5 SRL	Status Register Lock  Once cleared, this bit can only be set by VBAT POR or software reset.  0 Status register is locked and writes are ignored. 1 Status register is not locked and writes complete as normal.
4 CRL	Control Register Lock  Once cleared, this bit can only be set by VBAT POR or software reset.  0 Control register is locked and writes are ignored. 1 Control register is not locked and writes complete as normal.
3 KRL	Key Read Lock  Once cleared, this bit can only be set by VBAT POR or software reset.  0 Secure Key Read Lock Register is locked and writes are ignored. 1 Secure Key Read Lock Register is not locked and writes complete as normal.
2 KWL	Key Write Lock  Once cleared, this bit can only be set by VBAT POR or software reset.  0 Secure Key Write Lock Register is locked and writes are ignored. 1 Secure Key Write Lock Register is not locked and writes complete as normal.
1 KVL	Key Valid Lock  Once cleared, this bit can only be set by VBAT POR or software reset.  0 Secure key valid register is locked and writes are ignored. 1 Secure key valid register is not locked and writes complete as normal.
0 Reserved	This read-only field is reserved and always has the value zero.

### 38.2.7 Drylce Interrupt Enable Register (DRY\_IER)

**NOTE**

Access to this register is controlled by the LR[IEL], WAC[IEW], and RAC[IER] fields.

Address: DRY\_IER is 4004\_2000h base + 1Ch offset = 4004\_201Ch



**DRY\_IER field descriptions**

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 TPIE	Tamper Pin Interrupt Enable  0 When corresponding tamper pin flag is set, an interrupt is not generated. 1 When corresponding tamper pin flag is set, an interrupt is generated.
15–10 Reserved	This read-only field is reserved and always has the value zero.
9 TMIE	Test Mode Interrupt Enable  0 When test mode flag is set, an interrupt is not generated. 1 When test mode flag is set, an interrupt is generated.
8 FSIE	Flash Security Interrupt Enable  0 When flash security flag is set, an interrupt is not generated. 1 When flash security flag is set, an interrupt is generated.
7 STIE	Security Tamper Interrupt Enable  0 When security tamper flag is set, an interrupt is not generated. 1 When security tamper flag is set, an interrupt is generated.
6 TTIE	Temperature Tamper Interrupt Enable  When set, this bit enables the analog temperature tamper detect circuit.  0 When temperature tamper flag is set, an interrupt is not generated. 1 When temperature tamper flag is set, an interrupt is generated.
5 CTIE	Clock Tamper Interrupt Enable  When set, this bit enables the analog clock tamper detect circuit.

Table continues on the next page...

### DRY\_IER field descriptions (continued)

Field	Description
	0 When clock tamper flag is set, an interrupt is not generated. 1 When clock tamper flag is set, an interrupt is generated.
4 VTIE	Voltage Tamper Interrupt Enable  When set, this bit enables the analog voltage tamper detect circuit.  0 When voltage tamper flag is set, an interrupt is not generated. 1 When voltage tamper flag is set, an interrupt is generated.
3 MOIE	Monotonic Overflow Interrupt Enable  0 When monotonic overflow flag is set, an interrupt is not generated. 1 When monotonic overflow flag is set, an interrupt is generated.
2 TOIE	Time Overflow Interrupt Enable  0 When time overflow flag is set, an interrupt is not generated. 1 When time overflow flag is set, an interrupt is generated.
1 Reserved	This read-only field is reserved and always has the value zero.
0 DTIE	Drylce Tamper Interrupt Enable  0 When Drylce tamper flag (SR[DTF]) is set, an interrupt is not generated. 1 When Drylce tamper flag (SR[DTF]) is set, an interrupt is generated.

### 38.2.8 Drylce Tamper Seconds Register (DRY\_TSR)

Address: DRY\_TSR is 4004\_2000h base + 20h offset = 4004\_2020h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TTS																															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DRY\_TSR field descriptions


Field	Description
31–0 TTS	Tamper Time Seconds  Reading this register returns the time in seconds (from the RTC Time Seconds Register) at which the Drylce tamper flag (SR[DTF]) was set. This register returns zero when the Drylce tamper flag (SR[DTF]) is clear. Writing to the tamper seconds register will set the Drylce tamper flag (SR[DTF]).

### 38.2.9 Drylce Tamper Enable Register (DRY\_TER)

**NOTE**

Access to this register is controlled by the LR[IEL], WAC[IEW], and RAC[IER] fields.

Address: DRY\_TER is 4004\_2000h base + 24h offset = 4004\_2024h



**DRY\_TER field descriptions**

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 TPE	Tamper Pin Enable 0 When corresponding tamper pin flag is set, tampering is not detected. 1 When corresponding tamper pin flag is set, tampering is detected.
15–10 Reserved	This read-only field is reserved and always has the value zero.
9 TME	Test Mode Enable 0 When test mode flag is set, tampering is not detected. 1 When test mode flag is set, tampering is detected.
8 FSE	Flash Security Enable 0 When flash security flag is set, tampering is not detected. 1 When flash security flag is set, tampering is detected.
7 STE	Security Tamper Enable 0 When security tamper flag is set, tampering is not detected. 1 When security tamper flag is set, tampering is detected.
6 TTE	Temperature Tamper Enable When set, this bit enables the analog temperature tamper detect circuit. 0 When temperature tamper flag is set, tampering is not detected. 1 When temperature tamper flag is set, tampering is detected.
5 CTE	Clock Tamper Enable When set, this bit enables the analog clock tamper detect circuit.

Table continues on the next page...

### DRY\_TER field descriptions (continued)

Field	Description
	0 When clock tamper flag is set, tampering is not detected. 1 When clock tamper flag is set, tampering is detected.
4 VTE	Voltage Tamper Enable  When set, this bit enables the analog voltage tamper detect circuit.  0 When voltage tamper flag is set, tampering is not detected. 1 When voltage tamper flag is set, tampering is detected.
3 MOE	Monotonic Overflow Enable  0 When monotonic overflow flag is set, tampering is not detected. 1 When monotonic overflow flag is set, tampering is detected.
2 TOE	Time Overflow Enable  0 When time overflow flag is set, tampering is not detected. 1 When time overflow flag is set, tampering is detected.
1–0 Reserved	This read-only field is reserved and always has the value zero.

### 38.2.10 Drylce Pin Direction Register (DRY\_PDR)

#### NOTE

Access to this register is controlled by the LR[IEL], WAC[IEW], and RAC[IER] fields.

Address: DRY\_PDR is 4004\_2000h base + 28h offset = 4004\_2028h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								TPOD								0								TPD							
W	0								0								0								0							
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

### DRY\_PDR field descriptions

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 TPOD	Tamper Pin Output Data  0 Tamper pin output data is logic zero. 1 Tamper pin output data is logic one.

Table continues on the next page...

**DRY\_PDR field descriptions (continued)**

Field	Description
15–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 TPD	Tamper Pin Direction 0 Tamper pin is input 1 Tamper pin is output and drives inverse of expected value (tamper pin is asserted)

**38.2.11 Drylce Pin Polarity Register (DRY\_PPR)**

**NOTE**

Access to this register is controlled by the LR[IEL], WAC[IEW], and RAC[IER] fields.

Address: DRY\_PPR is 4004\_2000h base + 2Ch offset = 4004\_202Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								TPID								0								TPP							
W	0								0								0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**DRY\_PPR field descriptions**

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 TPID	Tamper Pin Input Data 0 Tamper pin input data (before glitch filter) is logic zero. 1 Tamper pin input data (before glitch filter) is logic one.
15–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 TPP	Tamper Pin Polarity 0 Tamper pin expected value is not inverted. 1 Tamper pin expected value is inverted.

## 38.2.12 Drylce Active Tamper Register (DRY\_ATR)

### NOTE

Access to this register is controlled by the LR[IEL], WAC[IEW], and RAC[IER] fields.

Addresses: DRY\_ATR0 is 4004\_2000h base + 30h offset = 4004\_2030h

DRY\_ATR1 is 4004\_2000h base + 34h offset = 4004\_2034h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ATP																ATSR															
W	ATP																ATSR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### DRY\_ATR<sub>n</sub> field descriptions


Field	Description
31–16 ATP	<p>Active Tamper Polynomial</p> <p>Configures the polynomial of the active tamper shift register. When set to zero, the active tamper shift register is disabled. Once enabled, the active tamper shift register updates once a second using the Drylce prescaler 1 Hz clock.</p>
15–0 ATSR	<p>Active Tamper Shift Register</p> <p>The active tamper shift register updates every second once the active tamper polynomial is set to a non-zero value. Bit 0 of the shift register is the active tamper expected value. The active tamper shift register should be initialized to a non-zero value, but should not be written at the same time as the Drylce prescaler 1 Hz clock pulse. Once enabled, the active tamper shift register updates every second by shifting right by one. When the active tamper output is 1, the shift register is also XORed with the active tamper polynomial.</p>

### 38.2.13 Drylce Pin Glitch Filter Register (DRY\_PGFR)

#### NOTE

Access to this register is controlled by the LR[IEL], WAC[IEW], and RAC[IER] fields.

Addresses: DRY\_PGFR0 is 4004\_2000h base + 40h offset = 4004\_2040h  
 DRY\_PGFR1 is 4004\_2000h base + 44h offset = 4004\_2044h  
 DRY\_PGFR2 is 4004\_2000h base + 48h offset = 4004\_2048h  
 DRY\_PGFR3 is 4004\_2000h base + 4Ch offset = 4004\_204Ch  
 DRY\_PGFR4 is 4004\_2000h base + 50h offset = 4004\_2050h  
 DRY\_PGFR5 is 4004\_2000h base + 54h offset = 4004\_2054h  
 DRY\_PGFR6 is 4004\_2000h base + 58h offset = 4004\_2058h  
 DRY\_PGFR7 is 4004\_2000h base + 5Ch offset = 4004\_205Ch



#### DRY\_PGFRn field descriptions

Field	Description
31–25 Reserved	This read-only field is reserved and always has the value zero.
24 TPE	Tamper Pull Enable  The pull resistor that is enabled on the tamper pin input will always assert the tamper pin. The pull-up resistor is enabled when the tamper pin expected value is logic zero and the pull-down resistor is enabled when the tamper pin expected value is logic one.  0 Pull resistor is disabled on tamper pin. 1 Pull resistor is enabled on tamper pin.
23–18 Reserved	This read-only field is reserved and always has the value zero.
17–16 TPEX	Tamper Pin Expected  00 Tamper pin expected value is logic zero. 01 Tamper pin expected value is active tamper 0 output. 10 Tamper pin expected value is active tamper 1 output. 11 Tamper pin 0 expected value is active tamper 0 output XORed with active tamper 1 output.
15–8 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

### DRY\_PGFR<sub>n</sub> field descriptions (continued)

Field	Description
7 GFE	Glitch Filter Enable  Do not change the glitch filter enable when the tamper pin is enabled.  0 The glitch filter on tamper pin is bypassed. 1 The glitch filter on tamper pin is enabled.
6 GFP	Glitch Filter Prescaler  Do not change the glitch filter prescaler when the glitch filter is enabled.  0 The glitch filter on tamper pin is clocked by the 512 Hz prescaler clock. 1 The glitch filter on tamper pin is clocked by the 32.768 kHz clock.
5–0 GFW	Glitch Filter Width  Configures the number of clock edges the input must remain stable for to be passed through the glitch filter for tamper pin. The number of clock edges is $(GFW + 1) * 2$ supporting a configuration of between 2 and 128 clock edges. Do not change the glitch filter width when the glitch filter is enabled.

### 38.2.14 Drylce Write Access Control Register (DRY\_WAC)

Address: DRY\_WAC is 4004\_2000h base + 800h offset = 4004\_2800h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								GFW							
W	█															
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0		ATW		PPW	PDW	TEW	TSRW	IEW	LRW	SRW	CRW	SKRRW	SKWRW	SKVW	Reserved
W	█															
Reset	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1

#### DRY\_WAC field descriptions

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 GFW	Glitch Filter Write  Once cleared, these bits are only set by chip reset. They are not affected by VBAT POR or software reset.

*Table continues on the next page...*

**DRY\_WAC field descriptions (continued)**

Field	Description
	0 Writes to the pin glitch filter register are ignored. 1 Writes to the pin glitch filter register complete as normal.
15–14 Reserved	This read-only field is reserved and always has the value zero.
13–12 ATW	Active Tamper Write Once cleared, these bits are only set by chip reset. They are not affected by VBAT POR or software reset. 0 Writes to the active tamper register are ignored. 1 Writes to the active tamper register complete as normal.
11 PPW	Pin Polarity Write Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset. 0 Writes to the pin polarity register are ignored. 1 Writes to the pin polarity register complete as normal.
10 PDW	Pin Direction Write Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset. 0 Writes to the pin direction register are ignored. 1 Writes to the pin direction register complete as normal.
9 TEW	Tamper Enable Write Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset. 0 Writes to the tamper enable register are ignored. 1 Writes to the tamper enable register complete as normal.
8 TSRW	Tamper Seconds Register Write Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset. 0 Writes to the Tamper Seconds register are ignored. 1 Writes to the Tamper Seconds register complete as normal.
7 IEW	Interrupt Enable Write Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset. 0 Writes to the Interrupt enable register are ignored. 1 Writes to the Interrupt enable register complete as normal.
6 LRW	Lock Register Write Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset. 0 Writes to the Lock register are ignored. 1 Writes to the Lock register complete as normal.
5 SRW	Status Register Write Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.

*Table continues on the next page...*

### DRY\_WAC field descriptions (continued)

Field	Description
	0 Writes to the Status register are ignored. 1 Writes to the Status register complete as normal.
4 CRW	Control Register Write  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Writes to the Control register are ignored. 1 Writes to the Control register complete as normal.
3 SKRRW	Secure Key Read Lock Register Write  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Writes to the Secure Key Read Lock Register are ignored. 1 Writes to the Secure Key Read Lock Register complete as normal.
2 SKWRW	Secure Key Write Lock Register Write  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Writes to the Secure Key Write Lock Register are ignored. 1 Writes to the Secure Key Write Lock Register complete as normal.
1 SKVW	Secure Key Valid Write  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Writes to the secure key valid register are ignored. 1 Writes to the secure key valid register complete as normal.
0 Reserved	This field is reserved.

### 38.2.15 Drylce Read Access Control Register (DRY\_RAC)

Address: DRY\_RAC is 4004\_2000h base + 804h offset = 4004\_2804h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								GFR							
W	[Shaded]								[Shaded]							
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	ATR		PPR	PDR	TER	TSRR	IER	LRR	SRR	CRR	SKRRR	SKWRW	SKVR	Reserved	
W	[Shaded]	[Shaded]		[Shaded]												
Reset	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### DRY\_RAC field descriptions

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 GFR	<p>Glitch Filter Read</p> <p>Once cleared, these bits are only set by chip reset. They are not affected by VBAT POR or software reset.</p> <p>0 Reads to the pin glitch filter register are ignored. 1 Reads to the pin glitch filter register complete as normal.</p>
15–14 Reserved	This read-only field is reserved and always has the value zero.
13–12 ATR	<p>Active Tamper Read</p> <p>Once cleared, these bits are only set by chip reset. They are not affected by VBAT POR or software reset.</p> <p>0 Reads to the active tamper register are ignored. 1 Reads to the active tamper register complete as normal.</p>
11 PPR	<p>Pin Polarity Read</p> <p>Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the pin polarity register are ignored. 1 Reads to the pin polarity register complete as normal.</p>
10 PDR	<p>Pin Direction Read</p> <p>Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the pin direction register are ignored. 1 Reads to the pin direction register complete as normal.</p>
9 TER	<p>Tamper Enable Read</p> <p>Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the tamper enable register are ignored. 1 Reads to the tamper enable register complete as normal.</p>
8 TSRR	<p>Tamper Seconds Register Read</p> <p>Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the tamper seconds register are ignored. 1 Reads to the tamper seconds register complete as normal.</p>
7 IER	<p>Interrupt Enable Read</p> <p>Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the Interrupt enable register are ignored. 1 Reads to the Interrupt enable register complete as normal.</p>
6 LRR	<p>Lock Register Read</p> <p>Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.</p>

*Table continues on the next page...*

### DRY\_RAC field descriptions (continued)


Field	Description
	0 Reads to the Lock register are ignored. 1 Reads to the Lock register complete as normal.
5 SRR	Status Register Read  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Reads to the Status register are ignored. 1 Reads to the Status register complete as normal.
4 CRR	Control Register Read  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Reads to the Control register are ignored. 1 Reads to the Control register complete as normal.
3 SKRRR	Secure Key Read Lock Register Read  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Reads to the Secure Key Read Lock Register are ignored. 1 Reads to the Secure Key Read Lock Register complete as normal.
2 SKWRR	Secure Key Write Lock Register Read  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Reads to the Secure Key Write Lock Register are ignored. 1 Reads to the Secure Key Write Lock Register complete as normal.
1 SKVR	Secure Key Valid Read  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Reads to the secure key valid register are ignored. 1 Reads to the secure key valid register complete as normal.
0 Reserved	This field is reserved.

### 38.2.16 Secure Key Register (DRY\_SKR)

**NOTE**

Access to this register is controlled by the LR[IEL], WAC[IEW], and RAC[IER] fields.

Addresses: DRY\_SKR0 is 4004\_2000h base + 1000h offset = 4004\_3000h  
 DRY\_SKR1 is 4004\_2000h base + 1004h offset = 4004\_3004h  
 DRY\_SKR2 is 4004\_2000h base + 1008h offset = 4004\_3008h  
 DRY\_SKR3 is 4004\_2000h base + 100Ch offset = 4004\_300Ch  
 DRY\_SKR4 is 4004\_2000h base + 1010h offset = 4004\_3010h  
 DRY\_SKR5 is 4004\_2000h base + 1014h offset = 4004\_3014h  
 DRY\_SKR6 is 4004\_2000h base + 1018h offset = 4004\_3018h  
 DRY\_SKR7 is 4004\_2000h base + 101Ch offset = 4004\_301Ch




**DRY\_SKRn field descriptions**

Field	Description
31–0 SK	Secure Key  General purpose register file that can be used for secure key storage and that is held in reset whenever tampering is detected.

### 38.2.17 Secure Write Access Control (DRY\_SWAC)

Address: DRY\_SWAC is 4004\_2000h base + 1800h offset = 4004\_3800h



**DRY\_SWAC field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.

*Table continues on the next page...*

**DRY\_SWAC field descriptions (continued)**

Field	Description
7–0 SKRW	Secure Key Register Write  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Writes to the corresponding secure key register are ignored. 1 Writes to the corresponding secure key register complete as normal.

**38.2.18 Secure Read Access Control (DRY\_SRAC)**

Address: DRY\_SRAC is 4004\_2000h base + 1804h offset = 4004\_3804h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																SKRR															
W	0																1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

**DRY\_SRAC field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 SKRR	Secure Key Register Read  Once cleared, this bit is only set by chip reset. It is not affected by VBAT POR or software reset.  0 Reads to the corresponding secure key register are ignored. 1 Reads to the corresponding secure key register complete as normal.

**38.3 Functional description****38.3.1 Power, clocking and reset**

DryIce is an always powered block that is powered by the backup power supply (VBAT). The back-up power supply ensures that the DryIce registers retain their state during chip power-down and that the DryIce internal and external tamper detection circuits remain operational.

The DryIce external pin glitch filters are clocked by the 32.768 kHz clock, while the DryIce active tamper and tamper time seconds register are clocked by a 1 Hz clock from the RTC. The 32.768 kHz clock can only be sourced from an external crystal using the oscillator shared with the RTC module.

The VBAT supply includes its own analog POR block, which generates a power-on-reset signal whenever the VBAT domain is powered up and initializes all VBAT domain registers to their default state. A software reset bit can also initialize all DryIce registers. The VBAT domain also monitors the chip power supply and electrically isolates itself when the rest of the chip is powered down.

Any attempt to access a DryIce register (except the access control registers) when VBAT is powered down, when the VBAT domain is electrically isolated or when the VBAT POR is asserted, will result in a bus error.

### **38.3.1.1 Software reset**

Writing one to the CR[SWR] forces the equivalent of a VBAT POR to the rest of the DryIce module. The read and write access registers and the CR[SWR] bit are not affected by software reset.

### **38.3.2 Active tamper**

DryIce can generate two active tamper values that can be used as active tamper outputs or active tamper inputs by any of the tamper pins. Each active tamper consists of a 16-bit linear feedback shift register with 16-bit configurable polynomial. The shift register is clocked by a 1 Hz clock generated by the DryIce prescaler, which must be enabled for the active tamper to function.

If the active tamper polynomial is configured to a non-zero value and the shift register is configured to a non-zero value, the active tamper is enabled. Once enabled, the active tamper shift register is shifted right by one each second. In addition, it is XORed with the active tamper polynomial when the active tamper output is 1. The LSB of the active tamper shift register is the output of that active tamper.

Software writes to an active tamper register take affect immediately, and can alter the active tamper output if the LSB of the active tamper shift register is altered. Avoid writing the active tamper registers near the 1 Hz prescaler clock edge, which occurs when the DryIce prescaler register is near its maximum value.

To configure a tamper pin as an active tamper output, first configure the active tamper register. Then configure the tamper pin expected value to the desired active tamper output, set the tamper pin polarity to inverted and set the tamper pin direction to output. Do not enable that tamper pin as an input tamper source, since the output data is always the inverse of the expected value which would trigger a tamper event.

To configure a tamper pin as an active tamper input, first configure the active tamper register and enable any active tamper outputs. Then configure the tamper pin expected value to the desired active tamper output and enable the pull-resistor if desired. The glitch filter must be enabled to account for the propagation delay through the pads and on the board. Finally, enable the tamper pin as either a tamper source or an interrupt source.

### 38.3.3 Internal tamper

Each internal tamper source can be configured to generate an interrupt, set the DryIce tamper flag or both. Each internal tamper source includes a status flag, tamper enable and interrupt enable. In most cases the status flag will update whether the tamper or interrupt are enabled or not. Clearing the status flag requires the tamper source to negate and software to write a logic one to the tamper flag.

The analog tamper detectors are disabled at VBAT POR and are enabled by setting the relevant tamper enable, interrupt enable or RTC tamper enable. When enabling the voltage or temperature analog tamper detect, the clock tamper detect must also be enabled. The 32.768kHz oscillator must be enabled, and have waited the oscillator startup time, before enabling the clock tamper detect.

An enabled tamper source will cause the DryIce tamper flag to set if the tamper status flag is set. To clear the DryIce tamper flag, first clear any enabled tamper source status flags (or clear the corresponding tamper enable) and then write a logic one to the DryIce tamper flag. Note that the tamper acknowledge flag must be set to clear the DryIce tamper flag, this requires a chip reset to occur between the DryIce tamper flag being set due to a tamper event and when it is cleared by software.

### 38.3.4 External tamper

Each tamper pin can be configured as a static input with configurable polarity, an active tamper input with configurable polarity or an active tamper output with configurable polarity.

When configured as a tamper input, a pull-resistor can be enabled on the tamper pin to cause the tamper pin to assert if the pin is floating. The pull-resistor can be disabled if the external tamper circuit is unable to overdrive the pull resistor, but then the external circuitry is responsible for ensuring a floating tamper pin generates a tamper event. The hysteresis level of all tamper inputs can also be configured between two levels.

Each tamper pin input has an independently configured digital glitch filter that can be configured to filter out widths as small as 30us or as large as 248ms. The DryIce clock and prescaler must be enabled for the glitch filters to operate and each glitch filter can be clocked by a 32.768kHz clock or 512 Hz prescaler clock. The digital glitch filter must be enabled for tamper pins configured as active tamper inputs or tamper pins with dynamic polarity, since the glitch filter is used to filter out the difference in propagation delays between the tamper pin input data and the tamper pin expected value.

When configured as a tamper output, the tamper pin output value is the inverse of the tamper expected value, causing the tamper pin to assert. This allows software to assert a tamper pin briefly, for less than the glitch filter period, to verify the tamper input has not become stuck. The current state of each tamper pin input (before the glitch filter) can be checked by reading the tamper pin input data field. Any tamper pin used as an active tamper output should therefore configure its polarity to the opposite of any corresponding active tamper inputs.

### **38.3.5 Secure storage**

DryIce includes 32-bytes of secure key storage that is held in reset whenever the DryIce tamper flag is set, always clear the DryIce tamper flag before writing any secure key register. Each 4-byte word of secure key storage can be locked to prevent software read and/or write accesses until the next VBAT POR, software reset or tamper event. Software can also invalidate any word by writing a logic one to the corresponding bit in the secure key valid register, this will erase the contents of the secure key register and unlock read and write accesses to that word.

### **38.3.6 Register lock**

The lock register can be used to block write accesses to certain registers until the next VBAT POR or software reset. Locking the control register will disable the software reset. Locking the lock register will disable future updates to the lock register.

Write accesses to a locked register are ignored and do not generate a bus error.

### 38.3.7 Access control

The read access and write access registers are implemented in the chip power domain and reset on the chip system reset (they are not affected by the VBAT POR or the software reset). They are used to block read or write accesses to each register until the next chip system reset. When accesses are blocked the bus access is not seen in the VBAT power supply and a bus error is not generated.

### 38.3.8 Interrupt

The DryIce Interrupt is asserted whenever a status flag and the corresponding interrupt enable bit are both set. It is always asserted on VBAT POR, software reset and when the VBAT power supply is powered down. The DryIce interrupt is enabled at the chip level by enabling the chip-specific DryIce clock gate control bit.

The DryIce Interrupt can be used to wakeup the chip from any low power mode.

The DryIce tamper flag is also output to other modules (such as RTC) for use as a tamper detection signal.



# Chapter 39

## Analog-to-Digital Converter (ADC)

### 39.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The 16-bit analog-to-digital converter (ADC) is a successive approximation ADC designed for operation within an integrated microcontroller system-on-chip.

#### NOTE

For the chip specific modes of operation, refer to the Power Management information for the device.

#### 39.1.1 Features

Features of the ADC module include:

- Linear successive approximation algorithm with up to 16-bit resolution
- Up to 4 pairs of differential and 24 single-ended external analog inputs
- Output modes: differential 16-bit, 13-bit, 11-bit and 9-bit modes, or single-ended 16-bit, 12-bit, 10-bit and 8-bit modes
- Output formatted in 2's complement 16-bit sign extended for differential modes
- Output in right-justified unsigned format for single-ended
- Single or continuous conversion (automatic return to idle after single conversion)
- Configurable sample time and conversion speed/power
- Conversion complete / hardware average complete flag and interrupt

- Input clock selectable from up to four sources
- Operation in low power modes for lower noise operation
- Asynchronous clock source for lower noise operation with option to output the clock
- Selectable hardware conversion trigger with hardware channel select
- Automatic compare with interrupt for less-than, greater-than or equal-to, within range, or out-of-range, programmable value
- Temperature sensor
- Hardware average function
- Selectable voltage reference: external or alternate
- Self-calibration mode
- Programmable Gain Amplifier (PGA) with up to x64 gain

### 39.1.2 Block diagram

The following figure is the ADC module block diagram.




Figure 39-1. ADC block diagram

## 39.2 ADC Signal Descriptions

The ADC module supports up to 4 pairs of differential inputs and up to 24 single-ended inputs. Each differential pair requires two inputs, DADPx and DADMx. The ADC also requires four supply/reference/ground connections.

Table 39-1. ADC Signal Descriptions

Signal	Description	I/O
DADP[3:0]	Differential analog channel inputs	I

Table continues on the next page...

**Table 39-1. ADC Signal Descriptions (continued)**

Signal	Description	I/O
DADM[3:0]	Differential analog channel inputs	I
AD[23:4]	Single-ended analog channel inputs	I
V <sub>REFSH</sub>	Voltage reference select high	I
V <sub>REFSL</sub>	Voltage reference select low	I
V <sub>DDA</sub>	Analog power supply	I
V <sub>SSA</sub>	Analog ground	I

### 39.2.1 Analog power (V<sub>DDA</sub>)

The ADC analog portion uses V<sub>DDA</sub> as its power connection. In some packages, V<sub>DDA</sub> is connected internally to V<sub>DD</sub>. If externally available, connect the V<sub>DDA</sub> pin to the same voltage potential as V<sub>DD</sub>. External filtering may be necessary to ensure clean V<sub>DDA</sub> for good results.

### 39.2.2 Analog ground (V<sub>SSA</sub>)

The ADC analog portion uses V<sub>SSA</sub> as its ground connection. In some packages, V<sub>SSA</sub> is connected internally to V<sub>SS</sub>. If externally available, connect the V<sub>SSA</sub> pin to the same voltage potential as V<sub>SS</sub>.

### 39.2.3 Voltage reference select

V<sub>REFSH</sub> and V<sub>REFSL</sub> are the high and low reference voltages for the converter.

The ADC can be configured to accept one of two voltage reference pairs for V<sub>REFSH</sub> and V<sub>REFSL</sub>. Each pair contains a positive reference that must be between the minimum Ref Voltage High and V<sub>DDA</sub>, and a ground reference that must be at the same potential as V<sub>SSA</sub>. The two pairs are external (V<sub>REFH</sub> and V<sub>REFL</sub>) and alternate (V<sub>ALTH</sub> and V<sub>ALTL</sub>). These voltage references are selected using the REFSEL bits in the SC2 register. The alternate (V<sub>ALTH</sub> and V<sub>ALTL</sub>) voltage reference pair may select additional external pins or internal sources depending on MCU configuration. Refer to the Chip Configuration information on the Voltage References specific to this MCU.

In some packages,  $V_{REFH}$  is connected in the package to  $V_{DDA}$  and  $V_{REFL}$  to  $V_{SSA}$ . If externally available, the positive reference(s) may be connected to the same potential as  $V_{DDA}$  or may be driven by an external source to a level between the minimum Ref Voltage High and the  $V_{DDA}$  potential ( $V_{REFH}$  must never exceed  $V_{DDA}$ ). Connect the ground references to the same voltage potential as  $V_{SSA}$ .

### 39.2.4 Analog channel inputs (ADx)

The ADC module supports up to 24 single-ended analog inputs. A single-ended input is selected for conversion through the ADCH channel select bits when the DIFF bit in the SC1n register is low.

### 39.2.5 Differential analog channel inputs (DADx)

The ADC module supports up to 4 differential analog channel inputs. Each differential analog input is a pair of external pins (DADPx and DADMx) referenced to each other to provide the most accurate analog to digital readings. A differential input is selected for conversion through the ADCH channel select bits when the DIFF bit in the SC1n register bit is high. All DADPx inputs may be used as single-ended inputs if the DIFF bit is low. In certain MCU configurations, some DADMx inputs may also be used as single-ended inputs if the DIFF bit is low. Refer to the Chip Configuration chapter for ADC connections specific to this MCU.

## 39.3 Register Definition

This section describes the ADC registers.

**ADC memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_B000	ADC status and control registers 1 (ADC0_SC1A)	32	R/W	0000_001Fh	<a href="#">39.3.1/1087</a>
4003_B004	ADC status and control registers 1 (ADC0_SC1B)	32	R/W	0000_001Fh	<a href="#">39.3.1/1087</a>
4003_B008	ADC configuration register 1 (ADC0_CFG1)	32	R/W	0000_0000h	<a href="#">39.3.2/1090</a>

*Table continues on the next page...*

## ADC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_B00C	Configuration register 2 (ADC0_CFG2)	32	R/W	0000_0000h	<a href="#">39.3.3/1092</a>
4003_B010	ADC data result register (ADC0_RA)	32	R	0000_0000h	<a href="#">39.3.4/1093</a>
4003_B014	ADC data result register (ADC0_RB)	32	R	0000_0000h	<a href="#">39.3.4/1093</a>
4003_B018	Compare value registers (ADC0_CV1)	32	R/W	0000_0000h	<a href="#">39.3.5/1095</a>
4003_B01C	Compare value registers (ADC0_CV2)	32	R/W	0000_0000h	<a href="#">39.3.5/1095</a>
4003_B020	Status and control register 2 (ADC0_SC2)	32	R/W	0000_0000h	<a href="#">39.3.6/1096</a>
4003_B024	Status and control register 3 (ADC0_SC3)	32	R/W	0000_0000h	<a href="#">39.3.7/1098</a>
4003_B028	ADC offset correction register (ADC0_OFS)	32	R/W	0000_0004h	<a href="#">39.3.8/1099</a>
4003_B02C	ADC plus-side gain register (ADC0_PG)	32	R/W	0000_8200h	<a href="#">39.3.9/1100</a>
4003_B030	ADC minus-side gain register (ADC0_MG)	32	R/W	0000_8200h	<a href="#">39.3.10/1100</a>
4003_B034	ADC plus-side general calibration value register (ADC0_CLPD)	32	R/W	0000_000Ah	<a href="#">39.3.11/1101</a>
4003_B038	ADC plus-side general calibration value register (ADC0_CLPS)	32	R/W	0000_0020h	<a href="#">39.3.12/1102</a>
4003_B03C	ADC plus-side general calibration value register (ADC0_CLP4)	32	R/W	0000_0200h	<a href="#">39.3.13/1102</a>
4003_B040	ADC plus-side general calibration value register (ADC0_CLP3)	32	R/W	0000_0100h	<a href="#">39.3.14/1103</a>
4003_B044	ADC plus-side general calibration value register (ADC0_CLP2)	32	R/W	0000_0080h	<a href="#">39.3.15/1104</a>
4003_B048	ADC plus-side general calibration value register (ADC0_CLP1)	32	R/W	0000_0040h	<a href="#">39.3.16/1104</a>
4003_B04C	ADC plus-side general calibration value register (ADC0_CLP0)	32	R/W	0000_0020h	<a href="#">39.3.17/1105</a>
4003_B050	ADC PGA register (ADC0_PGA)	32	R/W	0000_0000h	<a href="#">39.3.18/1106</a>
4003_B054	ADC minus-side general calibration value register (ADC0_CLMD)	32	R/W	0000_000Ah	<a href="#">39.3.19/1107</a>
4003_B058	ADC minus-side general calibration value register (ADC0_CLMS)	32	R/W	0000_0020h	<a href="#">39.3.20/1108</a>

Table continues on the next page...

## ADC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_B05C	ADC minus-side general calibration value register (ADC0_CLM4)	32	R/W	0000_0200h	39.3.21/ 1109
4003_B060	ADC minus-side general calibration value register (ADC0_CLM3)	32	R/W	0000_0100h	39.3.22/ 1109
4003_B064	ADC minus-side general calibration value register (ADC0_CLM2)	32	R/W	0000_0080h	39.3.23/ 1110
4003_B068	ADC minus-side general calibration value register (ADC0_CLM1)	32	R/W	0000_0040h	39.3.24/ 1110
4003_B06C	ADC minus-side general calibration value register (ADC0_CLM0)	32	R/W	0000_0020h	39.3.25/ 1111
400B_B000	ADC status and control registers 1 (ADC1_SC1A)	32	R/W	0000_001Fh	39.3.1/ 1087
400B_B004	ADC status and control registers 1 (ADC1_SC1B)	32	R/W	0000_001Fh	39.3.1/ 1087
400B_B008	ADC configuration register 1 (ADC1_CFG1)	32	R/W	0000_0000h	39.3.2/ 1090
400B_B00C	Configuration register 2 (ADC1_CFG2)	32	R/W	0000_0000h	39.3.3/ 1092
400B_B010	ADC data result register (ADC1_RA)	32	R	0000_0000h	39.3.4/ 1093
400B_B014	ADC data result register (ADC1_RB)	32	R	0000_0000h	39.3.4/ 1093
400B_B018	Compare value registers (ADC1_CV1)	32	R/W	0000_0000h	39.3.5/ 1095
400B_B01C	Compare value registers (ADC1_CV2)	32	R/W	0000_0000h	39.3.5/ 1095
400B_B020	Status and control register 2 (ADC1_SC2)	32	R/W	0000_0000h	39.3.6/ 1096
400B_B024	Status and control register 3 (ADC1_SC3)	32	R/W	0000_0000h	39.3.7/ 1098
400B_B028	ADC offset correction register (ADC1_OFS)	32	R/W	0000_0004h	39.3.8/ 1099
400B_B02C	ADC plus-side gain register (ADC1_PG)	32	R/W	0000_8200h	39.3.9/ 1100
400B_B030	ADC minus-side gain register (ADC1_MG)	32	R/W	0000_8200h	39.3.10/ 1100
400B_B034	ADC plus-side general calibration value register (ADC1_CLPD)	32	R/W	0000_000Ah	39.3.11/ 1101
400B_B038	ADC plus-side general calibration value register (ADC1_CLPS)	32	R/W	0000_0020h	39.3.12/ 1102

Table continues on the next page...

## ADC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400B_B03C	ADC plus-side general calibration value register (ADC1_CLP4)	32	R/W	0000_0200h	<a href="#">39.3.13/1102</a>
400B_B040	ADC plus-side general calibration value register (ADC1_CLP3)	32	R/W	0000_0100h	<a href="#">39.3.14/1103</a>
400B_B044	ADC plus-side general calibration value register (ADC1_CLP2)	32	R/W	0000_0080h	<a href="#">39.3.15/1104</a>
400B_B048	ADC plus-side general calibration value register (ADC1_CLP1)	32	R/W	0000_0040h	<a href="#">39.3.16/1104</a>
400B_B04C	ADC plus-side general calibration value register (ADC1_CLP0)	32	R/W	0000_0020h	<a href="#">39.3.17/1105</a>
400B_B050	ADC PGA register (ADC1_PGA)	32	R/W	0000_0000h	<a href="#">39.3.18/1106</a>
400B_B054	ADC minus-side general calibration value register (ADC1_CLMD)	32	R/W	0000_000Ah	<a href="#">39.3.19/1107</a>
400B_B058	ADC minus-side general calibration value register (ADC1_CLMS)	32	R/W	0000_0020h	<a href="#">39.3.20/1108</a>
400B_B05C	ADC minus-side general calibration value register (ADC1_CLM4)	32	R/W	0000_0200h	<a href="#">39.3.21/1109</a>
400B_B060	ADC minus-side general calibration value register (ADC1_CLM3)	32	R/W	0000_0100h	<a href="#">39.3.22/1109</a>
400B_B064	ADC minus-side general calibration value register (ADC1_CLM2)	32	R/W	0000_0080h	<a href="#">39.3.23/1110</a>
400B_B068	ADC minus-side general calibration value register (ADC1_CLM1)	32	R/W	0000_0040h	<a href="#">39.3.24/1110</a>
400B_B06C	ADC minus-side general calibration value register (ADC1_CLM0)	32	R/W	0000_0020h	<a href="#">39.3.25/1111</a>
4003_C000	ADC status and control registers 1 (ADC2_SC1A)	32	R/W	0000_001Fh	<a href="#">39.3.1/1087</a>
4003_C004	ADC status and control registers 1 (ADC2_SC1B)	32	R/W	0000_001Fh	<a href="#">39.3.1/1087</a>
4003_C008	ADC configuration register 1 (ADC2_CFG1)	32	R/W	0000_0000h	<a href="#">39.3.2/1090</a>
4003_C00C	Configuration register 2 (ADC2_CFG2)	32	R/W	0000_0000h	<a href="#">39.3.3/1092</a>
4003_C010	ADC data result register (ADC2_RA)	32	R	0000_0000h	<a href="#">39.3.4/1093</a>
4003_C014	ADC data result register (ADC2_RB)	32	R	0000_0000h	<a href="#">39.3.4/1093</a>
4003_C018	Compare value registers (ADC2_CV1)	32	R/W	0000_0000h	<a href="#">39.3.5/1095</a>

Table continues on the next page...

## ADC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_C01C	Compare value registers (ADC2_CV2)	32	R/W	0000_0000h	<a href="#">39.3.5/1095</a>
4003_C020	Status and control register 2 (ADC2_SC2)	32	R/W	0000_0000h	<a href="#">39.3.6/1096</a>
4003_C024	Status and control register 3 (ADC2_SC3)	32	R/W	0000_0000h	<a href="#">39.3.7/1098</a>
4003_C028	ADC offset correction register (ADC2_OFS)	32	R/W	0000_0004h	<a href="#">39.3.8/1099</a>
4003_C02C	ADC plus-side gain register (ADC2_PG)	32	R/W	0000_8200h	<a href="#">39.3.9/1100</a>
4003_C030	ADC minus-side gain register (ADC2_MG)	32	R/W	0000_8200h	<a href="#">39.3.10/1100</a>
4003_C034	ADC plus-side general calibration value register (ADC2_CLPD)	32	R/W	0000_000Ah	<a href="#">39.3.11/1101</a>
4003_C038	ADC plus-side general calibration value register (ADC2_CLPS)	32	R/W	0000_0020h	<a href="#">39.3.12/1102</a>
4003_C03C	ADC plus-side general calibration value register (ADC2_CLP4)	32	R/W	0000_0200h	<a href="#">39.3.13/1102</a>
4003_C040	ADC plus-side general calibration value register (ADC2_CLP3)	32	R/W	0000_0100h	<a href="#">39.3.14/1103</a>
4003_C044	ADC plus-side general calibration value register (ADC2_CLP2)	32	R/W	0000_0080h	<a href="#">39.3.15/1104</a>
4003_C048	ADC plus-side general calibration value register (ADC2_CLP1)	32	R/W	0000_0040h	<a href="#">39.3.16/1104</a>
4003_C04C	ADC plus-side general calibration value register (ADC2_CLP0)	32	R/W	0000_0020h	<a href="#">39.3.17/1105</a>
4003_C050	ADC PGA register (ADC2_PGA)	32	R/W	0000_0000h	<a href="#">39.3.18/1106</a>
4003_C054	ADC minus-side general calibration value register (ADC2_CLMD)	32	R/W	0000_000Ah	<a href="#">39.3.19/1107</a>
4003_C058	ADC minus-side general calibration value register (ADC2_CLMS)	32	R/W	0000_0020h	<a href="#">39.3.20/1108</a>
4003_C05C	ADC minus-side general calibration value register (ADC2_CLM4)	32	R/W	0000_0200h	<a href="#">39.3.21/1109</a>
4003_C060	ADC minus-side general calibration value register (ADC2_CLM3)	32	R/W	0000_0100h	<a href="#">39.3.22/1109</a>
4003_C064	ADC minus-side general calibration value register (ADC2_CLM2)	32	R/W	0000_0080h	<a href="#">39.3.23/1110</a>
4003_C068	ADC minus-side general calibration value register (ADC2_CLM1)	32	R/W	0000_0040h	<a href="#">39.3.24/1110</a>

Table continues on the next page...

## ADC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_C06C	ADC minus-side general calibration value register (ADC2_CLM0)	32	R/W	0000_0020h	39.3.25/ 1111
400B_C000	ADC status and control registers 1 (ADC3_SC1A)	32	R/W	0000_001Fh	39.3.1/ 1087
400B_C004	ADC status and control registers 1 (ADC3_SC1B)	32	R/W	0000_001Fh	39.3.1/ 1087
400B_C008	ADC configuration register 1 (ADC3_CFG1)	32	R/W	0000_0000h	39.3.2/ 1090
400B_C00C	Configuration register 2 (ADC3_CFG2)	32	R/W	0000_0000h	39.3.3/ 1092
400B_C010	ADC data result register (ADC3_RA)	32	R	0000_0000h	39.3.4/ 1093
400B_C014	ADC data result register (ADC3_RB)	32	R	0000_0000h	39.3.4/ 1093
400B_C018	Compare value registers (ADC3_CV1)	32	R/W	0000_0000h	39.3.5/ 1095
400B_C01C	Compare value registers (ADC3_CV2)	32	R/W	0000_0000h	39.3.5/ 1095
400B_C020	Status and control register 2 (ADC3_SC2)	32	R/W	0000_0000h	39.3.6/ 1096
400B_C024	Status and control register 3 (ADC3_SC3)	32	R/W	0000_0000h	39.3.7/ 1098
400B_C028	ADC offset correction register (ADC3_OFS)	32	R/W	0000_0004h	39.3.8/ 1099
400B_C02C	ADC plus-side gain register (ADC3_PG)	32	R/W	0000_8200h	39.3.9/ 1100
400B_C030	ADC minus-side gain register (ADC3_MG)	32	R/W	0000_8200h	39.3.10/ 1100
400B_C034	ADC plus-side general calibration value register (ADC3_CLPD)	32	R/W	0000_000Ah	39.3.11/ 1101
400B_C038	ADC plus-side general calibration value register (ADC3_CLPS)	32	R/W	0000_0020h	39.3.12/ 1102
400B_C03C	ADC plus-side general calibration value register (ADC3_CLP4)	32	R/W	0000_0200h	39.3.13/ 1102
400B_C040	ADC plus-side general calibration value register (ADC3_CLP3)	32	R/W	0000_0100h	39.3.14/ 1103
400B_C044	ADC plus-side general calibration value register (ADC3_CLP2)	32	R/W	0000_0080h	39.3.15/ 1104
400B_C048	ADC plus-side general calibration value register (ADC3_CLP1)	32	R/W	0000_0040h	39.3.16/ 1104

Table continues on the next page...

## ADC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400B_C04C	ADC plus-side general calibration value register (ADC3_CLP0)	32	R/W	0000_0020h	39.3.17/ 1105
400B_C050	ADC PGA register (ADC3_PGA)	32	R/W	0000_0000h	39.3.18/ 1106
400B_C054	ADC minus-side general calibration value register (ADC3_CLMD)	32	R/W	0000_000Ah	39.3.19/ 1107
400B_C058	ADC minus-side general calibration value register (ADC3_CLMS)	32	R/W	0000_0020h	39.3.20/ 1108
400B_C05C	ADC minus-side general calibration value register (ADC3_CLM4)	32	R/W	0000_0200h	39.3.21/ 1109
400B_C060	ADC minus-side general calibration value register (ADC3_CLM3)	32	R/W	0000_0100h	39.3.22/ 1109
400B_C064	ADC minus-side general calibration value register (ADC3_CLM2)	32	R/W	0000_0080h	39.3.23/ 1110
400B_C068	ADC minus-side general calibration value register (ADC3_CLM1)	32	R/W	0000_0040h	39.3.24/ 1110
400B_C06C	ADC minus-side general calibration value register (ADC3_CLM0)	32	R/W	0000_0020h	39.3.25/ 1111

### 39.3.1 ADC status and control registers 1 (ADCx\_SC1n)

The SC1A register is used for both software and hardware trigger modes of operation.

To allow sequential conversions of the ADC to be triggered by internal peripherals, the ADC can have more than one status and control register: one for each conversion. The SC1B-SC1n registers indicate potentially multiple SC1 registers for use only in hardware trigger mode. Refer to the Chip Configuration information about the number of SC1n registers specific to this device. The SC1n registers have identical fields, and are used in a "ping-pong" approach to control ADC operation.

At any one point in time, only one of the SC1n registers is actively controlling ADC conversions. Updating SC1A while SC1n is actively controlling a conversion is allowed (and vice-versa for any of the SC1n registers specific to this MCU).

Writing SC1A while SC1A is actively controlling a conversion aborts the current conversion. In software trigger mode (ADTRG=0), writes to the SC1A register subsequently initiate a new conversion (if the ADCH bits are equal to a value other than all 1s).

## Register Definition

Similarly, writing any of the SC1n registers while that specific SC1n register is actively controlling a conversion aborts the current conversion. None of the SC1B-SC1n registers are used for software trigger operation and therefore writes to the SC1B - SC1n registers do not initiate a new conversion.

Addresses: ADC0\_SC1A is 4003\_B000h base + 0h offset = 4003\_B000h

ADC0\_SC1B is 4003\_B000h base + 4h offset = 4003\_B004h

ADC2\_SC1A is 4003\_C000h base + 0h offset = 4003\_C000h

ADC2\_SC1B is 4003\_C000h base + 4h offset = 4003\_C004h

ADC1\_SC1A is 400B\_B000h base + 0h offset = 400B\_B000h

ADC1\_SC1B is 400B\_B000h base + 4h offset = 400B\_B004h

ADC3\_SC1A is 400B\_C000h base + 0h offset = 400B\_C000h

ADC3\_SC1B is 400B\_C000h base + 4h offset = 400B\_C004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								COCO	AIEN	DIFF	ADCH				
W	[Shaded]								[Shaded]	[Shaded]	[Shaded]	[Shaded]				
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

### ADCx\_SC1n field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 COCO	<p>Conversion complete flag</p> <p>The COCO flag is a read-only bit that is set each time a conversion is completed when the compare function is disabled (ACFE=0) and the hardware average function is disabled (AVGE=0). When the compare function is enabled (ACFE=1), the COCO flag is set upon completion of a conversion only if the compare result is true. When the hardware average function is enabled (AVGE=1), the COCO flag is set upon completion of the selected number of conversions (determined by the AVGS bits). The COCO flag in SC1A is also set at the completion of a Calibration sequence. The COCO bit is cleared when the respective SC1n register is written or when the respective Rn register is read.</p> <p>0 Conversion not completed. 1 Conversion completed.</p>
6 AIEN	Interrupt enable

Table continues on the next page...

## ADCx\_SC1n field descriptions (continued)

Field	Description
	<p>AIEN enables conversion complete interrupts. When COCO becomes set while the respective AIEN is high, an interrupt is asserted.</p> <p>0 Conversion complete interrupt disabled. 1 Conversion complete interrupt enabled.</p>
5 DIFF	<p>Differential mode enable</p> <p>DIFF configures the ADC to operate in differential mode. When enabled, this mode automatically selects from the differential channels, and changes the conversion algorithm and the number of cycles to complete a conversion.</p> <p>0 Single-ended conversions and input channels are selected. 1 Differential conversions and input channels are selected.</p>
4–0 ADCH	<p>Input channel select</p> <p>The ADCH bits form a 5-bit field that selects one of the input channels. The input channel decode depends on the value of the DIFF bit. DAD0-DAD3 are associated with the input pin pairs DADPx and DADMx.</p> <p>The successive approximation converter subsystem is turned off when the channel select bits are all set (ADCH = 11111). This feature allows for explicit disabling of the ADC and isolation of the input channel from all sources. Terminating continuous conversions this way prevents an additional single conversion from being performed. It is not necessary to set the channel select bits to all ones to place the ADC in a low-power state when continuous conversions are not enabled because the module automatically enters a low-power state when a conversion completes.</p> <p>00000 When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input. 00001 When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input. 00010 When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input. 00011 When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input. 00100 When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved. 00101 When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved. 00110 When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved. 00111 When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved. 01000 When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved. 01001 When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved. 01010 When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved. 01011 When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved. 01100 When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved. 01101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 01110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 01111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10100 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10101 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10110 When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved. 10111 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved.</p>

Table continues on the next page...

### ADCx\_SC1n field descriptions (continued)

Field	Description
11000	Reserved.
11001	Reserved.
11010	When DIFF=0, Temp sensor (single-ended) is selected as input; when DIFF=1, Temp sensor (differential) is selected as input.
11011	When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input.
11100	Reserved.
11101	When DIFF=0, V <sub>REFSH</sub> is selected as input; when DIFF=1, -V <sub>REFSH</sub> (differential) is selected as input. Voltage reference selected is determined by the REFSEL bits in the SC2 register.
11110	When DIFF=0, V <sub>REFSL</sub> is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by the REFSEL bits in the SC2 register.
11111	Module disabled.

### 39.3.2 ADC configuration register 1 (ADCx\_CFG1)

CFG1 register selects the mode of operation, clock source, clock divide, and configure for low power or long sample time.

Addresses: ADC0\_CFG1 is 4003\_B000h base + 8h offset = 4003\_B008h

ADC2\_CFG1 is 4003\_C000h base + 8h offset = 4003\_C008h

ADC1\_CFG1 is 400B\_B000h base + 8h offset = 400B\_B008h

ADC3\_CFG1 is 400B\_C000h base + 8h offset = 400B\_C008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								ADLPC	ADIV		ADLSMP	MODE		ADICLK	
W	[Shaded]								ADLPC	ADIV		ADLSMP	MODE		ADICLK	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADCx\_CFG1 field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 ADLPC	Low-power configuration

Table continues on the next page...

## ADCx\_CFG1 field descriptions (continued)

Field	Description
	<p>ADLPC controls the power configuration of the successive approximation converter. This optimizes power consumption when higher sample rates are not required.</p> <p>0 Normal power configuration. 1 Low power configuration. The power is reduced at the expense of maximum clock speed.</p>
6–5 ADIV	<p>Clock divide select</p> <p>ADIV selects the divide ratio used by the ADC to generate the internal clock ADCK.</p> <p>00 The divide ratio is 1 and the clock rate is input clock. 01 The divide ratio is 2 and the clock rate is (input clock)/2. 10 The divide ratio is 4 and the clock rate is (input clock)/4. 11 The divide ratio is 8 and the clock rate is (input clock)/8.</p>
4 ADLSMP	<p>Sample time configuration</p> <p>ADLSMP selects between different sample times based on the conversion mode selected. This bit adjusts the sample period to allow higher impedance inputs to be accurately sampled or to maximize conversion speed for lower impedance inputs. Longer sample times can also be used to lower overall power consumption if continuous conversions are enabled and high conversion rates are not required. When ADLSMP=1, the long sample time select bits, (ADLSTS[1:0]), can select the extent of the long sample time.</p> <p>0 Short sample time. 1 Long sample time.</p>
3–2 MODE	<p>Conversion mode selection</p> <p>MODE bits are used to select the ADC resolution mode.</p> <p>00 When DIFF=0: It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output. 01 When DIFF=0: It is single-ended 12-bit conversion; when DIFF=1, it is differential 13-bit conversion with 2's complement output. 10 When DIFF=0: It is single-ended 10-bit conversion; when DIFF=1, it is differential 11-bit conversion with 2's complement output. 11 When DIFF=0: It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion with 2's complement output.</p>
1–0 ADICLK	<p>Input clock select</p> <p>ADICLK bits select the input clock source to generate the internal clock, ADCK. Note that when the ADACK clock source is selected, it is not required to be active prior to conversion start. When it is selected and it is not active prior to a conversion start (ADACKEN=0), the asynchronous clock is activated at the start of a conversion and shuts off when conversions are terminated. In this case, there is an associated clock startup delay each time the clock source is re-activated.</p> <p>00 Bus clock. 01 Bus clock divided by 2. 10 Alternate clock (ALTCLK). 11 Asynchronous clock (ADACK).</p>

### 39.3.3 Configuration register 2 (ADCx\_CFG2)

CFG2 register selects the special high speed configuration for very high speed conversions and selects the long sample time duration during long sample mode.

Addresses: ADC0\_CFG2 is 4003\_B000h base + Ch offset = 4003\_B00Ch  
 ADC2\_CFG2 is 4003\_C000h base + Ch offset = 4003\_C00Ch  
 ADC1\_CFG2 is 400B\_B000h base + Ch offset = 400B\_B00Ch  
 ADC3\_CFG2 is 400B\_C000h base + Ch offset = 400B\_C00Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								0			MUXSEL	ADACKEN	ADHSC	ADLSTS	
W	[Shaded]								[Shaded]			MUXSEL	ADACKEN	ADHSC	ADLSTS	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### ADCx\_CFG2 field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–5 Reserved	This read-only field is reserved and always has the value zero.
4 MUXSEL	ADC Mux select  ADC Mux select bit is used to change the ADC mux setting to select between alternate sets of ADC channels.  0 ADxxa channels are selected. 1 ADxxb channels are selected.
3 ADACKEN	Asynchronous clock output enable  ADACKEN enables the ADC's asynchronous clock source and the clock source output regardless of the conversion and input clock select (ADICLK bits) status of the ADC. Based on MCU configuration, the asynchronous clock may be used by other modules (see Chip Configuration information). Setting this bit allows the clock to be used even while the ADC is idle or operating from a different clock source. Also, latency of initiating a single or first-continuous conversion with the asynchronous clock selected is reduced since the ADACK clock is already operational.

Table continues on the next page...

**ADCx\_CFG2 field descriptions (continued)**

Field	Description
	0 Asynchronous clock output disabled; Asynchronous clock only enabled if selected by ADICLK and a conversion is active. 1 Asynchronous clock and clock output enabled regardless of the state of the ADC.
2 ADHSC	High speed configuration ADHSC configures the ADC for very high speed operation. The conversion sequence is altered (2 ADCK cycles added to the conversion time) to allow higher speed conversion clocks. 0 Normal conversion sequence selected. 1 High speed conversion sequence selected (2 additional ADCK cycles to total conversion time).
1-0 ADLSTS	Long sample time select ADLSTS selects between the extended sample times when long sample time is selected (ADLSMP=1). This allows higher impedance inputs to be accurately sampled or to maximize conversion speed for lower impedance inputs. Longer sample times can also be used to lower overall power consumption when continuous conversions are enabled if high conversion rates are not required. 00 Default longest sample time (20 extra ADCK cycles; 24 ADCK cycles total). 01 12 extra ADCK cycles; 16 ADCK cycles total sample time. 10 6 extra ADCK cycles; 10 ADCK cycles total sample time. 11 2 extra ADCK cycles; 6 ADCK cycles total sample time.

**39.3.4 ADC data result register (ADCx\_Rn)**

The data result registers (Rn) contain the result of an ADC conversion of the channel selected by the corresponding status and channel control register (SC1A:SC1n). For every status and channel control register, there is a corresponding data result register.

Unused bits in the Rn register are cleared in unsigned right justified modes and carry the sign bit (MSB) in sign extended 2's complement modes. For example, when configured for 10-bit single-ended mode, D[15:10] are cleared. When configured for 11-bit differential mode, D[15:10] carry the sign bit (bit 10 extended through bit 15).

The following table describes the behavior of the data result registers in the different modes of operation.

**Table 39-44. Data result register description**

Conversion mode	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Format
16-bit differential	S	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	Signed 2's complement
16-bit single-ended	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	Unsigned right justified

*Table continues on the next page...*

**Table 39-44. Data result register description (continued)**

Conversion mode	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Format
13-bit differential	S	S	S	S	D	D	D	D	D	D	D	D	D	D	D	D	Sign extended 2's complement
12-bit single-ended	0	0	0	0	D	D	D	D	D	D	D	D	D	D	D	D	Unsigned right justified
11-bit differential	S	S	S	S	S	S	D	D	D	D	D	D	D	D	D	D	Sign extended 2's complement
10-bit single-ended	0	0	0	0	0	0	D	D	D	D	D	D	D	D	D	D	Unsigned right justified
9-bit differential	S	S	S	S	S	S	S	S	D	D	D	D	D	D	D	D	Sign extended 2's complement
8-bit single-ended	0	0	0	0	0	0	0	0	D	D	D	D	D	D	D	D	Unsigned right justified

**NOTE**

S: Sign bit or sign bit extension;

D: Data (2's complement data if indicated)

Addresses: ADC0\_RA is 4003\_B000h base + 10h offset = 4003\_B010h

ADC0\_RB is 4003\_B000h base + 14h offset = 4003\_B014h

ADC2\_RA is 4003\_C000h base + 10h offset = 4003\_C010h


ADC2\_RB is 4003\_C000h base + 14h offset = 4003\_C014h

ADC1\_RA is 400B\_B000h base + 10h offset = 400B\_B010h

ADC1\_RB is 400B\_B000h base + 14h offset = 400B\_B014h

ADC3\_RA is 400B\_C000h base + 10h offset = 400B\_C010h

ADC3\_RB is 400B\_C000h base + 14h offset = 400B\_C014h



**ADCx\_Rn field descriptions**


Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 D	Data result

### 39.3.5 Compare value registers (ADCx\_CVn)

The compare value registers (CV1 and CV2) contain a compare value used to compare with the conversion result when the compare function is enabled (ACFE=1). This register is formatted the same for both bit position definition and value format (unsigned or sign-extended 2's complement) as the data result registers (Rn) in the different modes of operation. Therefore, the compare function only uses the compare value register bits that are related to the ADC mode of operation.

The compare value 2 register (CV2) is utilized only when the compare range function is enabled (ACREN=1).

Addresses: ADC0\_CV1 is 4003\_B000h base + 18h offset = 4003\_B018h  
 ADC0\_CV2 is 4003\_B000h base + 1Ch offset = 4003\_B01Ch  
 ADC2\_CV1 is 4003\_C000h base + 18h offset = 4003\_C018h  
 ADC2\_CV2 is 4003\_C000h base + 1Ch offset = 4003\_C01Ch  
 ADC1\_CV1 is 400B\_B000h base + 18h offset = 400B\_B018h  
 ADC1\_CV2 is 400B\_B000h base + 1Ch offset = 400B\_B01Ch  
 ADC3\_CV1 is 400B\_C000h base + 18h offset = 400B\_C018h  
 ADC3\_CV2 is 400B\_C000h base + 1Ch offset = 400B\_C01Ch



#### ADCx\_CVn field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 CV	Compare value

### 39.3.6 Status and control register 2 (ADCx\_SC2)

The SC2 register contains the conversion active, hardware/software trigger select, compare function and voltage reference select of the ADC module.

Addresses: ADC0\_SC2 is 4003\_B000h base + 20h offset = 4003\_B020h

ADC2\_SC2 is 4003\_C000h base + 20h offset = 4003\_C020h

ADC1\_SC2 is 400B\_B000h base + 20h offset = 400B\_B020h

ADC3\_SC2 is 400B\_C000h base + 20h offset = 400B\_C020h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								ADACT	ADTRG	ACFE	ACFGT	ACREN	DMAEN	REFSEL	
W	[Shaded]								[Shaded]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ADCx\_SC2 field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 ADACT	Conversion active  ADACT indicates that a conversion or hardware averaging is in progress. ADACT is set when a conversion is initiated and cleared when a conversion is completed or aborted.  0 Conversion not in progress. 1 Conversion in progress.
6 ADTRG	Conversion trigger select  ADTRG selects the type of trigger used for initiating a conversion. Two types of trigger are selectable: software trigger and hardware trigger. When software trigger is selected, a conversion is initiated following a write to SC1A. When hardware trigger is selected, a conversion is initiated following the assertion of the ADHWT input after a pulse of the ADHWTSn input.  0 Software trigger selected. 1 Hardware trigger selected.

Table continues on the next page...

## ADCx\_SC2 field descriptions (continued)

Field	Description
5 ACFE	<p>Compare function enable</p> <p>ACFE enables the compare function.</p> <p>0 Compare function disabled. 1 Compare function enabled.</p>
4 ACFGT	<p>Compare function greater than enable</p> <p>ACFGT configures the compare function to check the conversion result relative to the compare value register(s) (CV1 and CV2) based upon the value of ACREN. The ACFE bit must be set for ACFGT to have any effect.</p> <p>0 Configures less than threshold, outside range not inclusive and inside range not inclusive functionality based on the values placed in the CV1 and CV2 registers. 1 Configures greater than or equal to threshold, outside range inclusive and inside range inclusive functionality based on the values placed in the CV1 and CV2 registers.</p>
3 ACREN	<p>Compare function range enable</p> <p>ACREN configures the compare function to check if the conversion result of the input being monitored is either between or outside the range formed by the compare value registers (CV1 and CV2) determined by the value of ACFGT. The ACFE bit must be set for ACFGT to have any effect.</p> <p>0 Range function disabled. Only the compare value 1 register (CV1) is compared. 1 Range function enabled. Both compare value registers (CV1 and CV2) are compared.</p>
2 DMAEN	<p>DMA enable</p> <p>0 DMA is disabled. 1 DMA is enabled and will assert the ADC DMA request during a ADC conversion complete event noted by the assertion of any of the ADC COCO flags.</p>
1–0 REFSEL	<p>Voltage reference selection</p> <p>REFSEL bits select the voltage reference source used for conversions.</p> <p>00 Default voltage reference pin pair (external pins <math>V_{REFH}</math> and <math>V_{REFL}</math>) 01 Alternate reference pair (<math>V_{ALTH}</math> and <math>V_{ALTL}</math>). This pair may be additional external pins or internal sources depending on MCU configuration. Consult the Chip Configuration information for details specific to this MCU. 10 Reserved 11 Reserved</p>

### 39.3.7 Status and control register 3 (ADCx\_SC3)

The SC3 register controls the calibration, continuous convert, and hardware averaging functions of the ADC module.

Addresses: ADC0\_SC3 is 4003\_B000h base + 24h offset = 4003\_B024h

ADC2\_SC3 is 4003\_C000h base + 24h offset = 4003\_C024h

ADC1\_SC3 is 400B\_B000h base + 24h offset = 400B\_B024h

ADC3\_SC3 is 400B\_C000h base + 24h offset = 400B\_C024h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								CAL	CALF	0		ADCO	AVGE	AVGS	
W	[Shaded]								CAL	[Shaded]	[Shaded]		ADCO	AVGE	AVGS	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### ADCx\_SC3 field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 CAL	Calibration  CAL begins the calibration sequence when set. This bit stays set while the calibration is in progress and is cleared when the calibration sequence is completed. The CALF bit must be checked to determine the result of the calibration sequence. Once started, the calibration routine cannot be interrupted by writes to the ADC registers or the results will be invalid and the CALF bit will set. Setting the CAL bit will abort any current conversion.
6 CALF	Calibration failed flag  CALF displays the result of the calibration sequence. The calibration sequence will fail if ADTRG = 1, any ADC register is written, or any stop mode is entered before the calibration sequence completes. The CALF bit is cleared by writing a 1 to this bit.  0 Calibration completed normally. 1 Calibration failed. ADC accuracy specifications are not guaranteed.
5–4 Reserved	This read-only field is reserved and always has the value zero.
3 ADCO	Continuous conversion enable  ADCO enables continuous conversions.

Table continues on the next page...

## ADCx\_SC3 field descriptions (continued)

Field	Description
	0 One conversion or one set of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion. 1 Continuous conversions or sets of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion.
2 AVGE	Hardware average enable AVGE enables the hardware average function of the ADC. 0 Hardware average function disabled. 1 Hardware average function enabled.
1-0 AVGS	Hardware average select AVGS determines how many ADC conversions will be averaged to create the ADC average result. 00 4 samples averaged. 01 8 samples averaged. 10 16 samples averaged. 11 32 samples averaged.

## 39.3.8 ADC offset correction register (ADCx\_OFS)

The ADC offset correction register (OFS) contains the user selected or calibration generated offset error correction value. This register is a 2's complement, left justified, 16-bit value. The value in the offset correction registers (OFS) is subtracted from the conversion and the result is transferred into the result registers (Rn). If the result is above the maximum or below the minimum result value, it is forced to the appropriate limit for the current mode of operation.

Addresses: ADC0\_OFS is 4003\_B000h base + 28h offset = 4003\_B028h

ADC2\_OFS is 4003\_C000h base + 28h offset = 4003\_C028h

ADC1\_OFS is 400B\_B000h base + 28h offset = 400B\_B028h

ADC3\_OFS is 400B\_C000h base + 28h offset = 400B\_C028h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0																OFS																
W	0																0																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

## ADCx\_OFS field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 OFS	Offset error correction value

## 39.3.9 ADC plus-side gain register (ADCx\_PG)

The plus-side gain register (PG) contains the gain error correction for the plus-side input in differential mode or the overall conversion in single-ended mode. PG, a 16-bit real number in binary format, is the gain adjustment factor, with the radix point fixed between ADPG15 and ADPG14. This register must be written by the user with the value described in the calibration procedure or the gain error specifications may not be met.

Addresses: ADC0\_PG is 4003\_B000h base + 2Ch offset = 4003\_B02Ch

ADC2\_PG is 4003\_C000h base + 2Ch offset = 4003\_C02Ch

ADC1\_PG is 400B\_B000h base + 2Ch offset = 400B\_B02Ch

ADC3\_PG is 400B\_C000h base + 2Ch offset = 400B\_C02Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																PG															
W	1																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

## ADCx\_PG field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 PG	Plus-side gain

## 39.3.10 ADC minus-side gain register (ADCx\_MG)

The minus-side gain register (MG) contains the gain error correction for the minus-side input in differential mode. This register is ignored in single-ended mode. MG, a 16-bit real number in binary format, is the gain adjustment factor, with the radix point fixed between ADMG15 and ADMG14. This register must be written by the user with the value described in the calibration procedure or the gain error specifications may not be met.

Addresses: ADC0\_MG is 4003\_B000h base + 30h offset = 4003\_B030h  
 ADC2\_MG is 4003\_C000h base + 30h offset = 4003\_C030h  
 ADC1\_MG is 400B\_B000h base + 30h offset = 400B\_B030h  
 ADC3\_MG is 400B\_C000h base + 30h offset = 400B\_C030h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0																MG																
W	0																0																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

### ADCx\_MG field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 MG	Minus-side gain

### 39.3.11 ADC plus-side general calibration value register (ADCx\_CLPD)

The plus-side general calibration value registers (CLPx) contain calibration information that is generated by the calibration function. These registers contain seven calibration values of varying widths: CLP0[5:0], CLP1[6:0], CLP2[7:0], CLP3[8:0], CLP4[9:0], CLPS[5:0], and CLPD[5:0]. CLPx are automatically set once the self calibration sequence is done (CAL is cleared). If these registers are written by the user after calibration, the linearity error specifications may not be met.

Addresses: ADC0\_CLPD is 4003\_B000h base + 34h offset = 4003\_B034h  
 ADC2\_CLPD is 4003\_C000h base + 34h offset = 4003\_C034h  
 ADC1\_CLPD is 400B\_B000h base + 34h offset = 400B\_B034h  
 ADC3\_CLPD is 400B\_C000h base + 34h offset = 400B\_C034h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0																CLPD																
W	0																0																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

### ADCx\_CLPD field descriptions

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...


**ADCx\_CLPD field descriptions (continued)**

Field	Description
5–0 CLPD	Calibration value

**39.3.12 ADC plus-side general calibration value register (ADCx\_CLPS)**

For more information, refer to CLPD register description.

Addresses: ADC0\_CLPS is 4003\_B000h base + 38h offset = 4003\_B038h  
 ADC2\_CLPS is 4003\_C000h base + 38h offset = 4003\_C038h  
 ADC1\_CLPS is 400B\_B000h base + 38h offset = 400B\_B038h  
 ADC3\_CLPS is 400B\_C000h base + 38h offset = 400B\_C038h




**ADCx\_CLPS field descriptions**

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value zero.
5–0 CLPS	Calibration value

**39.3.13 ADC plus-side general calibration value register (ADCx\_CLP4)**

For more information, refer to CLPD register description.

Addresses: ADC0\_CLP4 is 4003\_B000h base + 3Ch offset = 4003\_B03Ch  
 ADC2\_CLP4 is 4003\_C000h base + 3Ch offset = 4003\_C03Ch  
 ADC1\_CLP4 is 400B\_B000h base + 3Ch offset = 400B\_B03Ch  
 ADC3\_CLP4 is 400B\_C000h base + 3Ch offset = 400B\_C03Ch



**ADCx\_CLP4 field descriptions**

Field	Description
31–10 Reserved	This read-only field is reserved and always has the value zero.
9–0 CLP4	Calibration value

**39.3.14 ADC plus-side general calibration value register (ADCx\_CLP3)**

For more information, refer to CLPD register description.

Addresses: ADC0\_CLP3 is 4003\_B000h base + 40h offset = 4003\_B040h

ADC2\_CLP3 is 4003\_C000h base + 40h offset = 4003\_C040h

ADC1\_CLP3 is 400B\_B000h base + 40h offset = 400B\_B040h

ADC3\_CLP3 is 400B\_C000h base + 40h offset = 400B\_C040h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0																CLP3																
W	0																1																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0


**ADCx\_CLP3 field descriptions**

Field	Description
31–9 Reserved	This read-only field is reserved and always has the value zero.
8–0 CLP3	Calibration value

### 39.3.15 ADC plus-side general calibration value register (ADCx\_CLP2)

For more information, refer to CLPD register description.

Addresses: ADC0\_CLP2 is 4003\_B000h base + 44h offset = 4003\_B044h  
 ADC2\_CLP2 is 4003\_C000h base + 44h offset = 4003\_C044h  
 ADC1\_CLP2 is 400B\_B000h base + 44h offset = 400B\_B044h  
 ADC3\_CLP2 is 400B\_C000h base + 44h offset = 400B\_C044h




#### ADCx\_CLP2 field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 CLP2	Calibration value

### 39.3.16 ADC plus-side general calibration value register (ADCx\_CLP1)

For more information, refer to CLPD register description.

Addresses: ADC0\_CLP1 is 4003\_B000h base + 48h offset = 4003\_B048h  
 ADC2\_CLP1 is 4003\_C000h base + 48h offset = 4003\_C048h  
 ADC1\_CLP1 is 400B\_B000h base + 48h offset = 400B\_B048h  
 ADC3\_CLP1 is 400B\_C000h base + 48h offset = 400B\_C048h



#### ADCx\_CLP1 field descriptions

Field	Description
31–7 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

**ADCx\_CLP1 field descriptions (continued)**

Field	Description
6–0 CLP1	Calibration value

**39.3.17 ADC plus-side general calibration value register (ADCx\_CLP0)**

For more information, refer to CLPD register description.

Addresses: ADC0\_CLP0 is 4003\_B000h base + 4Ch offset = 4003\_B04Ch

ADC2\_CLP0 is 4003\_C000h base + 4Ch offset = 4003\_C04Ch

ADC1\_CLP0 is 400B\_B000h base + 4Ch offset = 400B\_B04Ch

ADC3\_CLP0 is 400B\_C000h base + 4Ch offset = 400B\_C04Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																CLP0															
W	0																1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

**ADCx\_CLP0 field descriptions**

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value zero.
5–0 CLP0	Calibration value

### 39.3.18 ADC PGA register (ADCx\_PGA)

Addresses: ADC0\_PGA is 4003\_B000h base + 50h offset = 4003\_B050h

ADC2\_PGA is 4003\_C000h base + 50h offset = 4003\_C050h

ADC1\_PGA is 400B\_B000h base + 50h offset = 400B\_B050h

ADC3\_PGA is 400B\_C000h base + 50h offset = 400B\_C050h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								PGAEN	0	PGACHPb	PGALPb	PGAG			
W	[Shaded]								PGAEN	[Shaded]	PGACHPb	PGALPb	[Shaded]			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	PGAOFSM	0													
W	[Shaded]	PGAOFSM	[Shaded]													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### ADCx\_PGA field descriptions

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23 PGAEN	PGA enable 0 PGA disabled. 1 PGA enabled.
22 Reserved	This read-only field is reserved and always has the value zero.
21 PGACHPb	PGA chopping control 0 Chopping enabled. 1 Chopping disabled.
20 PGALPb	PGA low-power mode control 0 PGA runs in low power mode. 1 PGA runs in normal power mode.
19–16 PGAG	PGA gain setting PGA gain = 2 <sup>(PGAG)</sup>  0000 1 0001 2 0010 4 0011 8

Table continues on the next page...

**ADCx\_PGA field descriptions (continued)**

Field	Description
	0100 16 0101 32 0110 64 0111 Reserved 1000 Reserved 1001 Reserved 1010 Reserved 1011 Reserved 1100 Reserved 1101 Reserved 1110 Reserved 1111 Reserved
15 Reserved	This read-only field is reserved and always has the value zero.
14 PGAOFSM	PGA Offset Measurement  When this bit is set, the PGA disconnects itself from the external inputs and auto-configures into offset measurement mode. With this bit set, simply run the ADC in recommended settings and enable maximum hardware averaging to get the PGA offset number. The output will be (PGA offset * (64+1)) for the given PGA setting.  0 PGA runs in normal operation. 1 PGA runs in offset measurement mode.
13–0 Reserved	This read-only field is reserved and always has the value zero.

**39.3.19 ADC minus-side general calibration value register (ADCx\_CLMD)**

CLMx contain calibration information that is generated by the calibration function. These registers contain seven calibration values of varying widths: CLM0[5:0], CLM1[6:0], CLM2[7:0], CLM3[8:0], CLM4[9:0], CLMS[5:0], and CLMD[5:0]. CLMx are automatically set once the self calibration sequence is done (CAL is cleared). If these registers are written by the user after calibration, the linearity error specifications may not be met.

## Register Definition

Addresses: ADC0\_CLMD is 4003\_B000h base + 54h offset = 4003\_B054h

ADC2\_CLMD is 4003\_C000h base + 54h offset = 4003\_C054h

ADC1\_CLMD is 400B\_B000h base + 54h offset = 400B\_B054h

ADC3\_CLMD is 400B\_C000h base + 54h offset = 400B\_C054h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																CLMD															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

### ADCx\_CLMD field descriptions

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value zero.
5–0 CLMD	Calibration value

## 39.3.20 ADC minus-side general calibration value register (ADCx\_CLMS)

For more information, refer to CLMD register description.

Addresses: ADC0\_CLMS is 4003\_B000h base + 58h offset = 4003\_B058h

ADC2\_CLMS is 4003\_C000h base + 58h offset = 4003\_C058h

ADC1\_CLMS is 400B\_B000h base + 58h offset = 400B\_B058h

ADC3\_CLMS is 400B\_C000h base + 58h offset = 400B\_C058h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																CLMS															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

### ADCx\_CLMS field descriptions

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value zero.
5–0 CLMS	Calibration value

### 39.3.21 ADC minus-side general calibration value register (ADCx\_CLM4)

For more information, refer to CLMD register description.

Addresses: ADC0\_CLM4 is 4003\_B000h base + 5Ch offset = 4003\_B05Ch  
 ADC2\_CLM4 is 4003\_C000h base + 5Ch offset = 4003\_C05Ch  
 ADC1\_CLM4 is 400B\_B000h base + 5Ch offset = 400B\_B05Ch  
 ADC3\_CLM4 is 400B\_C000h base + 5Ch offset = 400B\_C05Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0																CLM4																
W	0																1																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

#### ADCx\_CLM4 field descriptions

Field	Description
31–10 Reserved	This read-only field is reserved and always has the value zero.
9–0 CLM4	Calibration value

### 39.3.22 ADC minus-side general calibration value register (ADCx\_CLM3)

For more information, refer to CLMD register description.

Addresses: ADC0\_CLM3 is 4003\_B000h base + 60h offset = 4003\_B060h  
 ADC2\_CLM3 is 4003\_C000h base + 60h offset = 4003\_C060h  
 ADC1\_CLM3 is 400B\_B000h base + 60h offset = 400B\_B060h  
 ADC3\_CLM3 is 400B\_C000h base + 60h offset = 400B\_C060h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0																CLM3																
W	0																1																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

#### ADCx\_CLM3 field descriptions

Field	Description
31–9 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

**ADCx\_CLM3 field descriptions (continued)**

Field	Description
8–0 CLM3	Calibration value

**39.3.23 ADC minus-side general calibration value register (ADCx\_CLM2)**


For more information, refer to CLMD register description.

Addresses: ADC0\_CLM2 is 4003\_B000h base + 64h offset = 4003\_B064h

ADC2\_CLM2 is 4003\_C000h base + 64h offset = 4003\_C064h

ADC1\_CLM2 is 400B\_B000h base + 64h offset = 400B\_B064h

ADC3\_CLM2 is 400B\_C000h base + 64h offset = 400B\_C064h



**ADCx\_CLM2 field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 CLM2	Calibration value

**39.3.24 ADC minus-side general calibration value register (ADCx\_CLM1)**


For more information, refer to CLMD register description.

Addresses: ADC0\_CLM1 is 4003\_B000h base + 68h offset = 4003\_B068h

ADC2\_CLM1 is 4003\_C000h base + 68h offset = 4003\_C068h

ADC1\_CLM1 is 400B\_B000h base + 68h offset = 400B\_B068h

ADC3\_CLM1 is 400B\_C000h base + 68h offset = 400B\_C068h



**ADCx\_CLM1 field descriptions**

Field	Description
31–7 Reserved	This read-only field is reserved and always has the value zero.
6–0 CLM1	Calibration value

**39.3.25 ADC minus-side general calibration value register (ADCx\_CLM0)**

For more information, refer to CLMD register description.

Addresses: ADC0\_CLM0 is 4003\_B000h base + 6Ch offset = 4003\_B06Ch

ADC2\_CLM0 is 4003\_C000h base + 6Ch offset = 4003\_C06Ch

ADC1\_CLM0 is 400B\_B000h base + 6Ch offset = 400B\_B06Ch

ADC3\_CLM0 is 400B\_C000h base + 6Ch offset = 400B\_C06Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0																CLM0																
W	0																0																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

**ADCx\_CLM0 field descriptions**

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value zero.
5–0 CLM0	Calibration value

**39.4 Functional description**

The ADC module is disabled during reset, in low power stop mode (refer to the Power Management information for details), or when the ADCH bits in SC1n are all high. The module is idle when a conversion has completed and another conversion has not been initiated. When it is idle and the asynchronous clock output enable is disabled (ADACKEN is 0), the module is in its lowest power state. The ADC can perform an analog-to-digital conversion on any of the software selectable channels. All modes perform conversion by a successive approximation algorithm.

To meet accuracy specifications, the ADC module must be calibrated using the on chip calibration function. See [Calibration function](#) for details on how to perform calibration.

When the conversion is completed, the result is placed in the data registers (Rn). The respective conversion complete flag (COCO) is then set and an interrupt is generated if the respective conversion complete interrupt has been enabled (AIEN=1).

The ADC module has the capability of automatically comparing the result of a conversion with the contents of the compare value registers. The compare function is enabled by setting the ACFE bit and operates with any of the conversion modes and configurations.

The ADC module has the capability of automatically averaging the result of multiple conversions. The hardware average function is enabled by setting the AVGE bit and operates with any of the conversion modes and configurations.

### **NOTE**

For the chip specific modes of operation, refer to the Power Management information of this MCU.

## **39.4.1 PGA functional description**

The Programmable Gain Amplifier (PGA) is designed to increase the dynamic range by amplifying low-amplitude signals before they are fed to the 16-bit SAR ADC. The gain of this amplifier is ranged between 1 to 64 in ( $2^N$ ) steps (1,2,4,8,16,32,64).

This block is designed to work with differential input and output with input signals that range from 0 -1.2 V  $\pm$  10 mV. The output common mode of the PGA is determined based on the SAR ADC requirement.

The PGA has only one voltage reference pair. The positive reference used is chip specific and depends on the MCU configuration. Refer to the Chip Configuration chapter on the PGA Voltage Reference specific to this MCU. The ground reference is the analog ground for the PGA.

The ADC PGA register allows to control the PGA gain and modes of operation.

The PGA employs chopping to remove/reduce offset and 1/f noise and offers an offset measurement configuration that aids offset calibration. These two are user programmable features and the details are given below.

### **PGA Chopping:**

The PGA chopping is controlled by PGACHPb bit in PGA register. The default value is “0” (enabled). User can disable the chopping by writing “1” to this register bit. Due to the operation of the PGA chopping, to achieve the specified PGA accuracy, the user must operate the ADC with hardware averaging enabled or must average an even number of

samples in software. These samples must be gathered by the ADC with no ADC conversion on a different channel or at a different ADC configuration between the samples. A time delta between the samples controlled by software or hardware trigger (PDB) is allowed. If the PGA is used without averaging or if single conversion is required, chopping should be disabled. While chopping removes the maximum offset and 1/f noise, it mandates averaging to be done. For cases requiring higher effective sampling rate (therefore no averaging) but lower accuracy, the chopping may be disabled and offset calibration may be employed instead. In PGA mode, it is recommended to run the ADC with maximum possible sample rate to get maximum benefit of chopping.

### Measurement of PGA offset and offset calibration in software:

The offset of the PGA can be measured by setting PGAOFSM bit in PGA register. When this bit is set, the PGA disconnects itself from the external inputs and auto-configures into offset measurement mode at x64 gain. With this bit set, run the ADC in recommended settings and enable maximum hardware averaging to get the PGA offset number. The output will be (PGA offset \* (64+1)) for the given PGA setting. If chopping is enabled during offset measurement, this measures the residual PGA offset after chopping. If chopping is disabled during offset measurement, this measures the non-chopped PGA offset. PGA offset can be calibrated in software with the help of the above measured value. Store the measured offset (X) in memory for the desired setting. Subtract  $[(X/(64+1))*(G+1)]$  from the result, where G is the PGA gain during operation.

### Digital LPF to improve SNR/ENOB:

For low-frequency and high-accuracy applications, on top of averaging, user may digitally filter the ADC output to cut out-of-band noise to get improvement in SNR/ENOB from what is specified in device data sheet.

## 39.4.2 Clock select and divide control

One of four clock sources can be selected as the clock source for the ADC module. This clock source is then divided by a configurable value to generate the input clock to the converter (ADCK). The clock is selected from one of the following sources by means of the ADICLK bits.

- The bus clock. This is the default selection following reset.
- The bus clock divided by two. For higher bus clock rates, this allows a maximum divide by 16 of the bus clock with using the ADIV bits.

- ALTCLK, as defined for this MCU. Refer to the Chip Configuration information.
- The asynchronous clock (ADACK). This clock is generated from a clock source within the ADC module. Note that when the ADACK clock source is selected, it is not required to be active prior to conversion start. When it is selected and it is not active prior to a conversion start (ADACKEN=0), the asynchronous clock is activated at the start of a conversion and shuts off when conversions are terminated. In this case, there is an associated clock startup delay each time the clock source is re-activated. To avoid the conversion time variability and latency associated with the ADACK clock startup, set ADACKEN=1 and wait the worst case startup time of 5  $\mu$ s prior to initiating any conversions using the ADACK clock source. Conversions are possible using ADACK as the input clock source while the MCU is in Normal Stop mode. Refer to [Power Control](#) for more information.

Whichever clock is selected, its frequency must fall within the specified frequency range for ADCK. If the available clocks are too slow, the ADC may not perform according to specifications. If the available clocks are too fast, the clock must be divided to the appropriate frequency. This divider is specified by the ADIV bits and can be divide-by 1, 2, 4, or 8.

### 39.4.3 Voltage reference selection

The ADC can be configured to accept one of the two voltage reference pairs as the reference voltage ( $V_{REFSH}$  and  $V_{REFSL}$ ) used for conversions. Each pair contains a positive reference that must be between the minimum Ref Voltage High and  $V_{DDA}$ , and a ground reference that must be at the same potential as  $V_{SSA}$ . The two pairs are external ( $V_{REFH}$  and  $V_{REFL}$ ) and alternate ( $V_{ALTH}$  and  $V_{ALTL}$ ). These voltage references are selected using the REFSEL bits in the SC2 register. The alternate ( $V_{ALTH}$  and  $V_{ALTL}$ ) voltage reference pair may select additional external pins or internal sources depending on MCU configuration. Refer to the Chip Configuration information on the Voltage References specific to this MCU.

### 39.4.4 Hardware trigger and channel selects

The ADC module has a selectable asynchronous hardware conversion trigger, ADHWT, that is enabled when the ADTRG bit is set and a hardware trigger select event (ADHWTSn) has occurred. This source is not available on all MCUs. Refer to the Chip Configuration chapter for information on the ADHWT source and the ADHWTSn configurations specific to this MCU.

When a ADHWT source is available and hardware trigger is enabled (ADTRG=1), a conversion is initiated on the rising edge of ADHWT after a hardware trigger select event (ADHWTSn) has occurred. If a conversion is in progress when a rising edge of a trigger occurs, the rising edge is ignored. In continuous convert configuration, only the initial rising edge to launch continuous conversions is observed, and until conversion gets aborted the ADC continues to do conversions on the same ADC status and control register that initiated the conversion. The hardware trigger function operates in conjunction with any of the conversion modes and configurations.

The hardware trigger select event (ADHWTSn) must be set prior to the receipt of the ADHWT signal. If these conditions are not met, the converter may ignore the trigger or use the incorrect configuration. If a hardware trigger select event gets asserted during a conversion, it must stay asserted until the end of current conversion and remain set until the receipt of the ADHWT signal to trigger a new conversion. The channel and status fields selected for the conversion depend on the active trigger select signal (ADHWTSn active selects SC1A; ADHWTSn active selects SC1n).

### Note

Asserting more than one hardware trigger select signal (ADHWTSn) at the same time results in unknown results. To avoid this, select only one hardware trigger select signal (ADHWTSn) prior to the next intended conversion.

When the conversion is completed, the result is placed in the data registers associated with the ADHWTSn received (ADHWTSn active selects RA register; ADHWTSn active selects Rn register). The conversion complete flag associated with the ADHWTSn received (the COCO bit in SC1n register) is then set and an interrupt is generated if the respective conversion complete interrupt has been enabled (AIEN=1).

## 39.4.5 Conversion control

Conversions can be performed as determined by the CFG1[MODE] bits and the SC1n[DIFF] bit as shown in the description of CFG1[MODE].

Conversions can be initiated by a software or hardware trigger. In addition, the ADC module can be configured for low power operation, long sample time, continuous conversion, hardware average, and automatic compare of the conversion result to a software determined compare value.

### 39.4.5.1 Initiating conversions

A conversion is initiated:

- Following a write to SC1A register (with ADCH bits not all 1's) if software triggered operation is selected (ADTRG=0).
- Following a hardware trigger (ADHWT) event if hardware triggered operation is selected (ADTRG=1) and a hardware trigger select event (ADHWTSn) has occurred. The channel and status fields selected depend on the active trigger select signal (ADHWTSn active selects SC1A register; ADHWTSn active selects SC1n register; if neither is active, the off condition is selected).

#### Note

Selecting more than one hardware trigger select signal (ADHWTSn) prior to a conversion completion will result in unknown results. To avoid this, select only one hardware trigger select signal (ADHWTSn) prior to a conversion completion.

- Following the transfer of the result to the data registers when continuous conversion is enabled (ADCO=1).

If continuous conversions are enabled, a new conversion is automatically initiated after the completion of the current conversion. In software triggered operation (ADTRG=0), continuous conversions begin after SC1A register is written and continue until aborted. In hardware triggered operation (ADTRG=1 and one ADHWTSn event has occurred), continuous conversions begin after a hardware trigger event and continue until aborted.

If hardware averaging is enabled, a new conversion is automatically initiated after the completion of the current conversion until the correct number of conversions is completed. In software triggered operation, conversions begin after SC1A register is written. In hardware triggered operation, conversions begin after a hardware trigger. If continuous conversions are also enabled, a new set of conversions to be averaged are initiated following the last of the selected number of conversions.

### 39.4.5.2 Completing conversions

A conversion is completed when the result of the conversion is transferred into the data result registers, Rn. If the compare functions are disabled, this is indicated by the setting of the COCO bit in the respective SC1n register. If hardware averaging is enabled, the respective COCO bit sets only if the last of the selected number of conversions is

completed. If the compare function is enabled, the respective COCO bit sets and conversion result data is transferred only if the compare condition is true. If both hardware averaging and compare functions are enabled then the respective COCO bit sets only if the last of the selected number of conversions is completed and the compare condition is true. An interrupt is generated if the respective AIEN bit is high at the time that the respective COCO bit is set.

### 39.4.5.3 Aborting conversions

Any conversion in progress is aborted when:

- Writing to SC1A register while it is actively controlling a conversion, aborts the current conversion. In software trigger mode (ADTRG=0), a write to SC1A register initiates a new conversion (if the ADCH field in SC1A is equal to a value other than all 1s). Writing to any of the SC1(B-n) registers while that specific SC1(B-n) register is actively controlling a conversion aborts the current conversion. The SC1(B-n) registers are not used for software trigger operation and therefore writes to the SC1(B-n) registers do not initiate a new conversion.
- A write to any ADC register besides the SC1A:SC1n registers occurs. This indicates a mode of operation change has occurred and the current conversion is therefore invalid.
- The MCU is reset or enters Low Power Stop modes.
- The MCU enters Normal Stop mode with ADACK not enabled.

When a conversion is aborted, the contents of the data registers, R<sub>n</sub>, are not altered. The data registers continue to be the values transferred after the completion of the last successful conversion. If the conversion was aborted by a reset or Low Power Stop modes, RA and R<sub>n</sub> return to their reset states.

### 39.4.5.4 Power control

The ADC module remains in its idle state until a conversion is initiated. If ADACK is selected as the conversion clock source, but the asynchronous clock output is disabled (ADACKEN=0), the ADACK clock generator also remains in its idle state (disabled) until a conversion is initiated. If the asynchronous clock output is enabled (ADACKEN=1), it remains active regardless of the state of the ADC or the MCU power mode.

Power consumption when the ADC is active can be reduced by setting ADLPC. This results in a lower maximum value for  $f_{ADCK}$ .

### 39.4.5.5 Sample time and total conversion time

For short sample (ADLSMP=0), there is a 2-cycle adder for first conversion over the base sample time of 4 ADCK cycles. For high speed conversions (ADHSC=1), there is an additional 2-cycle adder on any conversion. The table below summarizes sample times for the possible ADC configurations.

ADC Configuration			Sample time (ADCK cycles)	
ADLSMP	ADLSTS	ADHSC	First or Single	Subsequent
0	X	0	6	4
1	00	0	24	
1	01	0	16	
1	10	0	10	
1	11	0	6	
0	X	1	8	6
1	00	1	26	
1	01	1	18	
1	10	1	12	
1	11	1	8	

The total conversion time depends upon: the sample time (as determined by ADLSMP and ADLSTS bits), the MCU bus frequency, the conversion mode (as determined by MODE and SC1n[DIFF] bits), the high speed configuration (ADHSC bit), and the frequency of the conversion clock ( $f_{ADCK}$ ).

The ADHSC bit is used to configure a higher clock input frequency. This will allow faster overall conversion times. To meet internal ADC timing requirements, the ADHSC bit adds additional ADCK cycles. Conversions with ADHSC = 1 take two more ADCK cycles. ADHSC should be used when the ADCLK exceeds the limit for ADHSC = 0.

After the module becomes active, sampling of the input begins. ADLSMP and ADLSTS select between sample times based on the conversion mode that is selected. When sampling is completed, the converter is isolated from the input channel and a successive approximation algorithm is performed to determine the digital value of the analog signal. The result of the conversion is transferred to Rn upon completion of the conversion algorithm.

If the bus frequency is less than the  $f_{ADCK}$  frequency, precise sample time for continuous conversions cannot be guaranteed when short sample is enabled (ADLSMP=0).

The maximum total conversion time is determined by the clock source chosen and the divide ratio selected. The clock source is selectable by the ADICLK bits, and the divide ratio is specified by the ADIV bits.

The maximum total conversion time for all configurations is summarized in the equation below. Refer to the following tables for the variables referenced in the equation.

$$\text{ConversionTime} = \text{SFCAdder} + \text{AverageNum} \times (\text{BCT} + \text{LSTAdder} + \text{HSCAdder})$$

**Figure 39-157. Conversion time equation**

**Table 39-177. Single or first continuous time adder (SFCAdder)**

ADLSMP	ADACKEN	ADICLK	Single or first continuous time adder (SFCAdder)
1	x	0x, 10	3 ADCK cycles + 5 bus clock cycles
1	1	11	3 ADCK cycles + 5 bus clock cycles <sup>1</sup>
1	0	11	5 $\mu$ s + 3 ADCK cycles + 5 bus clock cycles
0	x	0x, 10	5 ADCK cycles + 5 bus clock cycles
0	1	11	5 ADCK cycles + 5 bus clock cycles <sup>1</sup>
0	0	11	5 $\mu$ s + 5 ADCK cycles + 5 bus clock cycles

1. To achieve this time, ADACKEN must be 1 for at least 5  $\mu$ s prior to the conversion is initiated.

**Table 39-178. Average number factor (AverageNum)**

AVGE	AVGS[1:0]	Average number factor (AverageNum)
0	xx	1
1	00	4
1	01	8
1	10	16
1	11	32

**Table 39-179. Base Conversion Time (BCT)**

Mode	Base conversion time (BCT)
8b s.e.	17 ADCK cycles
9b diff	27 ADCK cycles
10b s.e.	20 ADCK cycles
11b diff	30 ADCK cycles
12b s.e.	20 ADCK cycles

*Table continues on the next page...*

**Table 39-179. Base Conversion Time (BCT) (continued)**

Mode	Base conversion time (BCT)
13b diff	30 ADCK cycles
16b s.e.	25 ADCK cycles
16b diff	34 ADCK cycles

**Table 39-180. Long sample time adder (LSTAdder)**

ADLSMP	ADLSTS	Long sample time adder (LSTAdder)
0	xx	0 ADCK cycles
1	00	20 ADCK cycles
1	01	12 ADCK cycles
1	10	6 ADCK cycles
1	11	2 ADCK cycles

**Table 39-181. High Speed Conversion time Adder (HSCAdder)**

ADHSC	High Speed Conversion Time Adder (HSCAdder)
0	0 ADCK cycles
1	2 ADCK cycles

**Note**

The ADCK frequency must be between  $f_{ADCK}$  minimum and  $f_{ADCK}$  maximum to meet ADC specifications.

**39.4.5.6 Conversion time examples**

The following examples use [Figure 39-157](#) and the information provided in [Table 39-177](#) through [Table 39-181](#).

**39.4.5.6.1 Typical conversion time configuration**

A typical configuration for ADC conversion is: 10-bit mode, with the bus clock selected as the input clock source, the input clock divide-by-1 ratio selected, and a bus frequency of 8 MHz, long sample time disabled and high speed conversion disabled. The conversion time for a single conversion is calculated by using [Figure 39-157](#) and the information provided in [Table 39-177](#) through [Table 39-181](#). The table below list the variables of [Figure 39-157](#).

**Table 39-182. Typical conversion time**

Variable	Time
SFCAdder	5 ADCK cycles + 5 bus clock cycles
AverageNum	1
BCT	20 ADCK cycles
LSTAdder	0
HSCAdder	0

The resulting conversion time is generated using the parameters listed in the preceding table. Therefore, for a bus clock equal to 8 MHz and an ADCK equal to 8 MHz the resulting conversion time is 3.75  $\mu$ s.

### 39.4.5.6.2 Long conversion time configuration

A configuration for long ADC conversion is: 16-bit differential mode with the bus clock selected as the input clock source, the input clock divide-by-8 ratio selected, a bus frequency of 8 MHz, long sample time enabled, configured for longest adder, high speed conversion disabled, and average enabled for 32 conversions. The conversion time for this conversion is calculated by using [Figure 39-157](#) and the information provided in [Table 39-177](#) through [Table 39-181](#). The following table lists the variables of the [Figure 39-157](#).

**Table 39-183. Typical conversion time**

Variable	Time
SFCAdder	3 ADCK cycles + 5 bus clock cycles
AverageNum	32
BCT	34 ADCK cycles
LSTAdder	20 ADCK cycles
HSCAdder	0

The resulting conversion time is generated using the parameters listed in the preceding table. Therefore, for bus clock equal to 8 MHz and ADCK equal to 1 MHz, the resulting conversion time is 57.625  $\mu$ s (AverageNum). This results in a total conversion time of 1.844 ms.

### 39.4.5.6.3 Short conversion time configuration

A configuration for short ADC conversion is: 8-bit single ended mode with the bus clock selected as the input clock source, the input clock divide-by-1 ratio selected, a bus frequency of 20 MHz, long sample time disabled, and high speed conversion enabled.

The conversion time for this conversion is calculated by using [Figure 39-157](#) and the information provided in [Table 39-177](#) through [Table 39-181](#). The table below list the variables of [Figure 39-157](#).

**Table 39-184. Typical conversion time**

Variable	Time
SFCAdder	5 ADCK cycles + 5 bus clock cycles
AverageNum	1
BCT	17 ADCK cycles
LSTAdder	0 ADCK cycles
HSCAdder	2

The resulting conversion time is generated using the parameters listed in in the preceding table. Therefore, for bus clock equal to 20 MHz and ADCK equal to 20 MHz, the resulting conversion time is 1.45  $\mu$ s.

### 39.4.5.7 Hardware average function

The hardware average function can be enabled (AVGE=1) to perform a hardware average of multiple conversions. The number of conversions is determined by the AVGS[1:0] bits, which select 4, 8, 16, or 32 conversions to be averaged. While the hardware average function is in progress, the ADACT bit will be set.

After the selected input is sampled and converted, the result is placed in an accumulator from which an average is calculated once the selected number of conversions has been completed. When hardware averaging is selected, the completion of a single conversion will not set the COCO bit.

If the compare function is either disabled or evaluates true, after the selected number of conversions are completed, the average conversion result is transferred into the data result registers, Rn, and the COCO bit is set. An ADC interrupt is generated upon the setting of COCO if the respective ADC interrupt is enabled (AIEN=1).

#### Note

The hardware average function can perform conversions on a channel while the MCU is in Wait or Normal Stop modes. The ADC interrupt wakes the MCU when the hardware average is completed if SC1n[AIEN] bit was set.

## 39.4.6 Automatic compare function

The compare function can be configured to check if the result is less than or greater-than-or-equal-to a single compare value, or if the result falls within or outside a range determined by two compare values. The compare mode is determined by ACFG T, ACREN, and the values in the compare value registers (CV1 and CV2). After the input is sampled and converted, the compare values (CV1 and CV2) are used as described in the following table. There are six compare modes as shown in the following table.

**Table 39-185. Compare modes**

ACFG T	ACREN	ADCCV1 relative to ADCCV2	Function	Compare mode description
0	0	—	Less than threshold	Compare true if the result is less than the CV1 registers.
1	0	—	Greater than or equal to threshold	Compare true if the result is greater than or equal to CV1 registers.
0	1	Less than or equal	Outside range, not inclusive	Compare true if the result is less than CV1 <b>Or</b> the result is greater than CV2.
0	1	Greater than	Inside range, not inclusive	Compare true if the result is less than CV1 <b>And</b> the result is greater than CV2.
1	1	Less than or equal	Inside range, inclusive	Compare true if the result is greater than or equal to CV1 <b>And</b> the result is less than or equal to CV2.
1	1	Greater than	Outside range, inclusive	Compare true if the result is greater than or equal to CV1 <b>Or</b> the result is less than or equal to CV2.

With the ADC range enable bit set, ACREN =1, and if compare value register 1 (CV1 value) is less than or equal to the compare value register 2 (CV2 value), then setting ACFG T will select a trigger-if-inside-compare-range inclusive-of-endpoints function. Clearing ACFG T will select a trigger-if-outside-compare-range, not-inclusive-of-endpoints function.

If CV1 is greater than CV2, setting ACFG T will select a trigger-if-outside-compare-range, inclusive-of-endpoints function. Clearing ACFG T will select a trigger-if-inside-compare-range, not-inclusive-of-endpoints function.

If the condition selected evaluates true, COCO is set.

Upon completion of a conversion while the compare function is enabled, if the compare condition is not true, COCO is not set and the conversion result data will not be transferred to the result register. If the hardware averaging function is enabled, the compare function compares the averaged result to the compare values. The same compare function definitions apply. An ADC interrupt is generated upon the setting of COCO if the respective ADC interrupt is enabled (AIEN=1).

## Note

The compare function can monitor the voltage on a channel while the MCU is in Wait or Normal Stop modes. The ADC interrupt wakes the MCU when the compare condition is met.

### 39.4.7 Calibration function

The ADC contains a self-calibration function that is required to achieve the specified accuracy. Calibration must be run, or valid calibration values written, after any reset and before a conversion is initiated. The calibration function sets the offset calibration value, the minus-side calibration values, and the plus-side calibration values. The offset calibration value is automatically stored in the ADC offset correction register (OFS), and the plus-side and minus-side calibration values are automatically stored in the ADC plus-side and minus-side calibration (CLPx and CLMx) registers. The user must configure the ADC correctly prior to calibration, and must generate the plus-side and minus-side gain calibration results and store them in the ADC plus-side gain register (PG) after the calibration function completes.

Prior to calibration, the user must configure the ADC's clock source and frequency, low power configuration, voltage reference selection, sample time, and high speed configuration according to the application's clock source availability and needs. If the application uses the ADC in a wide variety of configurations, the configuration for which the highest accuracy is required should be selected, or multiple calibrations can be done for the different configurations. For best calibration results, it is recommended to set hardware averaging to maximum (AVGE=1, AVGS=11 for average of 32), ADC clock frequency  $f_{ADCK}$  less than or equal to 4 MHz,  $V_{REFH}=V_{DDA}$ , and to calibrate at nominal voltage and temperature. The input channel, conversion mode continuous function, compare function, resolution mode, and differential/single-ended mode are all ignored during the calibration function.

To initiate calibration, the user sets the CAL bit and the calibration will automatically begin if the ADTRG bit is 0. If ADTRG is 1, the CAL bit will not get set and the calibration fail flag (CALF) will be set. While calibration is active, no ADC register can be written and no stop mode may be entered, or the calibration routine will be aborted causing the CAL bit to clear and the CALF bit to set. At the end of a calibration sequence, the COCO bit of the SC1A register will be set. The AIEN bit can be used to allow an interrupt to occur at the end of a calibration sequence. At the end of the calibration routine, if the CALF bit is not set, the automatic calibration routine completed successfully.

To complete calibration, the user must generate the gain calibration values using the following procedure:

1. Initialize (clear) a 16-bit variable in RAM.
2. Add the plus-side calibration results CLP0, CLP1, CLP2, CLP3, CLP4, and CLPS to the variable.
3. Divide the variable by two.
4. Set the MSB of the variable.
5. The previous two steps can be achieved by setting the carry bit, rotating to the right through the carry bit on the high byte and again on the low byte.
6. Store the value in the plus-side gain calibration register (PG).
7. Repeat the procedure for the minus-side gain calibration value.

When calibration is complete, the user may reconfigure and use the ADC as desired. A second calibration may also be performed if desired by clearing and again setting the CAL bit.

Overall, the calibration routine may take as many as 14k ADCK cycles and 100 bus cycles, depending on the results and the clock source chosen. For an 8 MHz clock source, this length amounts to about 1.7 ms. To reduce this latency, the calibration values (offset, plus-side and minus-side gain, and plus-side and minus-side calibration values) may be stored in flash memory after an initial calibration and recovered prior to the first ADC conversion. This method should reduce the calibration latency to 20 register store operations on all subsequent power, reset, or Low Power Stop mode recoveries.

### 39.4.8 User defined offset function

The ADC offset correction register (OFS) contains the user selected or calibration generated offset error correction value. This register is a 2's complement, left justified. The value in the offset correction register (OFS) is subtracted from the conversion and the result is transferred into the result registers (Rn). If the result is above the maximum or below the minimum result value, it is forced to the appropriate limit for the current mode of operation.

The formatting of the ADC offset correction register is different from the data result register (Rn) to preserve the resolution of the calibration value regardless of the conversion mode selected. Lower order bits are ignored in lower resolution modes. For example, in 8-bit single-ended mode, the bits OFS[14:7] are subtracted from D[7:0]; bit OFS[15] indicates the sign (negative numbers are effectively added to the result) and bits

OFS[6:0] are ignored. The same bits are used in 9-bit differential mode since bit OFS[15] indicates the sign bit, which maps to bit D[8]. For 16-bit differential mode, all bits OFS[15:0] are directly subtracted from the conversion result data D[15:0]. In 16-bit single-ended mode, there is no bit in the offset correction register corresponding to the least significant result bit D[0], so odd values (-1 or +1, and so on) cannot be subtracted from the result.

OFS is automatically set according to calibration requirements once the self calibration sequence is done (CAL is cleared). The user may write to OFS to override the calibration result if desired. If the offset correction register is written by the user to a value that is different from the calibration value, the ADC error specifications may not be met. It is recommended that the value generated by the calibration function be stored in memory before overwriting with a user specified value.

**Note**

There is an effective limit to the values of offset that can be set by the user. If the magnitude of the offset is too great, the results of the conversions will cap off at the limits.

The offset calibration function may be employed by the user to remove application offsets or DC bias values. The offset correction register, OFS may be written with a number in 2's complement format and this offset will be subtracted from the result (or hardware averaged value). To add an offset, store the negative offset in 2's complement format and the effect will be an addition. An offset correction that results in an out-of-range value will be forced to the minimum or maximum value (the minimum value for single-ended conversions is 0x0000; for a differential conversion it is 0x8000).

To preserve accuracy, the calibrated offset value initially stored in the OFS register must be added to the user defined offset. For applications that may change the offset repeatedly during operation, it is recommended to store the initial offset calibration value in flash so it can be recovered and added to any user offset adjustment value and the sum stored in the OFS register.

**39.4.9 Temperature sensor**

The ADC module includes a temperature sensor whose output is connected to one of the ADC analog channel inputs. The following equation provides an approximate transfer function of the temperature sensor.

$$\text{Temp} = 25 - \left( \left( V_{\text{TEMP}} - V_{\text{TEMP}25} \right) \div m \right)$$

**Figure 39-158. Approximate transfer function of the temperature sensor**

where:

- $V_{TEMP}$  is the voltage of the temperature sensor channel at the ambient temperature.
- $V_{TEMP25}$  is the voltage of the temperature sensor channel at 25 °C.
- $m$  is the hot or cold voltage versus temperature slope in V/°C.

For temperature calculations, use the  $V_{TEMP25}$  and  $m$  values from the ADC Electricals table.

In application code, the user reads the temperature sensor channel, calculates  $V_{TEMP}$ , and compares to  $V_{TEMP25}$ . If  $V_{TEMP}$  is greater than  $V_{TEMP25}$  the cold slope value is applied in the preceding equation. If  $V_{TEMP}$  is less than  $V_{TEMP25}$ , the hot slope value is applied in the preceding equation.

For more information on using the temperature sensor, see the application note titled *Temperature Sensor for the HCS08 Microcontroller Family* (document AN3031).

### 39.4.10 MCU wait mode operation

Wait mode is a lower power-consumption standby mode from which recovery is fast because the clock sources remain active. If a conversion is in progress when the MCU enters Wait mode, it continues until completion. Conversions can be initiated while the MCU is in Wait mode by means of the hardware trigger or if continuous conversions are enabled.

The bus clock, bus clock divided by two, and ADACK are available as conversion clock sources while in Wait mode. The use of ALTCLK as the conversion clock source in Wait is dependent on the definition of ALTCLK for this MCU. Refer to the Chip Configuration information on ALTCLK specific to this MCU.

If the compare and hardware averaging functions are disabled, a conversion complete event sets the COCO and generates an ADC interrupt to wake the MCU from Wait mode if the respective ADC interrupt is enabled (AIEN=1). If the hardware averaging function is enabled, the COCO will set (and generate an interrupt if enabled) when the selected number of conversions are completed. If the compare function is enabled, the COCO will set (and generate an interrupt if enabled) only if the compare conditions are met. If a single conversion is selected and the compare trigger is not met, the ADC will return to its idle state and cannot wake the MCU from Wait mode unless a new conversion is initiated by the hardware trigger.

## 39.4.11 MCU Normal Stop mode operation

Stop mode is a low power-consumption standby mode during which most or all clock sources on the MCU are disabled.

### 39.4.11.1 Normal Stop mode with ADACK disabled

If the asynchronous clock, ADACK, is not selected as the conversion clock, executing a stop instruction aborts the current conversion and places the ADC in its idle state. The contents of the ADC registers, including Rn, are unaffected by Normal Stop mode. After exiting from Normal Stop mode, a software or hardware trigger is required to resume conversions.

### 39.4.11.2 Normal Stop mode with ADACK enabled

If ADACK is selected as the conversion clock, the ADC continues operation during Normal Stop mode. Refer to the Chip Configuration chapter for configuration information for this MCU.

If a conversion is in progress when the MCU enters Normal Stop mode, it continues until completion. Conversions can be initiated while the MCU is in Normal Stop mode by means of the hardware trigger or if continuous conversions are enabled.

If the compare and hardware averaging functions are disabled, a conversion complete event sets the COCO and generates an ADC interrupt to wake the MCU from Normal Stop mode if the respective ADC interrupt is enabled (AIEN = 1). The result register will contain the data from the first completed conversion that occurred during Normal Stop mode. If the hardware averaging function is enabled, the COCO will set (and generate an interrupt if enabled) when the selected number of conversions are completed. If the compare function is enabled, the COCO will set (and generate an interrupt if enabled) only if the compare conditions are met. If a single conversion is selected and the compare is not true, the ADC will return to its idle state and cannot wake the MCU from Normal Stop mode unless a new conversion is initiated by another hardware trigger.

## 39.4.12 MCU Low Power Stop mode operation

The ADC module is automatically disabled when the MCU enters Low Power Stop mode. All module registers contain their reset values following exit from Low Power Stop mode. Therefore, the module must be re-enabled and re-configured following exit from Low Power Stop mode.

**NOTE**

For the chip specific modes of operation, refer to the Power Management information for the device.

## 39.5 Initialization information

This section gives an example that provides some basic direction on how to initialize and configure the ADC module. You can configure the module for 16-bit, 12-bit, 10-bit, or 8-bit single-ended resolution or 16-bit, 13-bit, 11-bit, or 9-bit differential resolution, single or continuous conversion, and a polled or interrupt approach, among many other options. Refer to [Table 39-180](#), [Table 39-181](#), and [Table 39-182](#) for information used in this example.

**Note**

Hexadecimal values are designated by a preceding 0x, binary values designated by a preceding %, and decimal values have no preceding character.

### 39.5.1 ADC module initialization example

This section provides details about the ADC module initialization.

#### 39.5.1.1 Initialization sequence

Before the ADC module can be used to complete conversions, an initialization procedure must be performed. A typical sequence is as follows:

1. Calibrate the ADC by following the calibration instructions in [Calibration function](#).
2. Update the configuration register (CFG) to select the input clock source and the divide ratio used to generate the internal clock, ADCK. This register is also used for selecting sample time and low-power configuration.
3. Update status and control register 2 (SC2) to select the conversion trigger (hardware or software) and compare function options, if enabled.
4. Update status and control register 3 (SC3) to select whether conversions will be continuous or completed only once (ADCO) and to select whether to perform hardware averaging.

## Initialization information

5. Update the status and control register (SC1:SC1n) to select whether conversions will be single-ended or differential and to enable or disable conversion complete interrupts. Also, select the input channel on which to perform conversions.
6. Update PGA register (PGA) to enable or disable PGA and configure appropriate gain. This register is also used for selecting power mode and whether the module is chopper stabilized.

### 39.5.1.2 Pseudo-code example

In this example, the ADC module is set up with interrupts enabled to perform a single 10-bit conversion at low power with a long sample time on input channel 1, where the internal ADCK clock is derived from the bus clock divided by 1.

#### CFG1 = 0x98 (%10011000)

Bit 7	ADLPC	1	Configures for low power (lowers maximum clock speed).
Bit 6:5	ADIV	00	Sets the ADCK to the input clock ÷ 1.
Bit 4	ADLSMP	1	Configures for long sample time.
Bit 3:2	MODE	10	Selects the single-ended 10-bit conversion, differential 11-bit conversion.
Bit 1:0	ADICLK	00	Selects the bus clock.

#### SC2 = 0x00 (%00000000)

Bit 7	ADACT	0	Flag indicates if a conversion is in progress.
Bit 6	ADTRG	0	Software trigger selected.
Bit 5	ACFE	0	Compare function disabled.
Bit 4	ACFGT	0	Not used in this example.
Bit 3	ACREN	0	Compare range disabled.
Bit 2	DMAEN	0	DMA request disabled.
Bit 1:0	REFSEL	00	Selects default voltage reference pin pair (External pins $V_{REFH}$ and $V_{REFL}$ ).

#### SC1A = 0x41 (%01000001)


Bit 7	COCO	0	Read-only flag which is set when a conversion completes.
Bit 6	AIEN	1	Conversion complete interrupt enabled.
Bit 5	DIFF	0	Single-ended conversion selected.
Bit 4:0	ADCH	00001	Input channel 1 selected as ADC input channel.

#### RA = 0xxx

Holds results of conversion.

#### CV = 0xxx

Holds compare value when compare function enabled.



**Figure 39-159. Initialization Flowchart for Example**

## 39.6 Application information

This section contains information for using the ADC module in applications. The ADC has been designed to be integrated into a microcontroller for use in embedded control applications requiring an ADC.

### 39.6.1 External pins and routing

The following sections discuss the external pins associated with the ADC module and how they should be used for best results.

#### 39.6.1.1 Analog supply pins

The ADC module has analog power and ground supplies ( $V_{DDA}$  and  $V_{SSA}$ ) available as separate pins on some devices.  $V_{SSA}$  is shared on the same pin as the MCU digital VSS on some devices. On other devices,  $V_{SSA}$  and  $V_{DDA}$  are shared with the MCU digital

supply pins. In these cases, there are separate pads for the analog supplies bonded to the same pin as the corresponding digital supply so that some degree of isolation between the supplies is maintained.

When available on a separate pin, both  $V_{DDA}$  and  $V_{SSA}$  must be connected to the same voltage potential as their corresponding MCU digital supply ( $V_{DD}$  and  $V_{SS}$ ) and must be routed carefully for maximum noise immunity and bypass capacitors placed as near as possible to the package.

If separate power supplies are used for analog and digital power, the ground connection between these supplies must be at the  $V_{SSA}$  pin. This should be the only ground connection between these supplies if possible. The  $V_{SSA}$  pin makes a good single point ground location.

### **39.6.1.2 Analog voltage reference pins**

In addition to the analog supplies, the ADC module has connections for two reference voltage inputs used by the converter,  $V_{REFSH}$  and  $V_{REFSL}$ .  $V_{REFSH}$  is the high reference voltage for the converter.  $V_{REFSL}$  is the low reference voltage for the converter.

The ADC can be configured to accept one of two voltage reference pairs for  $V_{REFSH}$  and  $V_{REFSL}$ . Each pair contains a positive reference and a ground reference. The two pairs are external ( $V_{REFH}$  and  $V_{REFL}$ ) and alternate ( $V_{ALTH}$  and  $V_{ALTTL}$ ). These voltage references are selected using the REFSEL bits in the SC2 register. The alternate ( $V_{ALTH}$  and  $V_{ALTTL}$ ) voltage reference pair may select additional external pins or internal sources depending on MCU configuration. Refer to the Chip Configuration information on the Voltage References specific to this MCU.

In some packages, the external or alternate pairs are connected in the package to  $V_{DDA}$  and  $V_{SSA}$ , respectively. One of these positive references may be shared on the same pin as  $V_{DDA}$  on some devices. One of these ground references may be shared on the same pin as  $V_{SSA}$  on some devices.

If externally available, the positive reference may be connected to the same potential as  $V_{DDA}$  or may be driven by an external source to a level between the minimum Ref Voltage High and the  $V_{DDA}$  potential (the positive reference must never exceed  $V_{DDA}$ ). If externally available, the ground reference must be connected to the same voltage potential as  $V_{SSA}$ . The voltage reference pairs must be routed carefully for maximum noise immunity and bypass capacitors placed as near as possible to the package.

AC current in the form of current spikes required to supply charge to the capacitor array at each successive approximation step is drawn through the  $V_{REFH}$  and  $V_{REFL}$  loop. The best external component to meet this current demand is a 0.1  $\mu\text{F}$  capacitor with good high

frequency characteristics. This capacitor is connected between  $V_{REFH}$  and  $V_{REFL}$  and must be placed as near as possible to the package pins. Resistance in the path is not recommended because the current causes a voltage drop that could result in conversion errors. Inductance in this path must be minimum (parasitic only).

### 39.6.1.3 Analog input pins

The external analog inputs are typically shared with digital I/O pins on MCU devices.

Empirical data shows that capacitors on the analog inputs improve performance in the presence of noise or when the source impedance is high. Use of 0.01  $\mu\text{F}$  capacitors with good high-frequency characteristics is sufficient. These capacitors are not necessary in all cases, but when used they must be placed as near as possible to the package pins and be referenced to  $V_{SSA}$ .

For proper conversion, the input voltage must fall between  $V_{REFH}$  and  $V_{REFL}$ . If the input is equal to or exceeds  $V_{REFH}$ , the converter circuit converts the signal to 0xFFF (full scale 12-bit representation), 0x3FF (full scale 10-bit representation) or 0xFF (full scale 8-bit representation). If the input is equal to or less than  $V_{REFL}$ , the converter circuit converts it to 0x000. Input voltages between  $V_{REFH}$  and  $V_{REFL}$  are straight-line linear conversions. There is a brief current associated with  $V_{REFL}$  when the sampling capacitor is charging.

For minimal loss of accuracy due to current injection, pins adjacent to the analog input pins should not be transitioning during conversions.

## 39.6.2 Sources of error

Several sources of error exist for A/D conversions. These are discussed in the following sections.

### 39.6.2.1 Sampling error

For proper conversions, the input must be sampled long enough to achieve the proper accuracy.

$$RAS + RADIN = SC / (FMAX * NUMTAU * CADIN)$$

**Figure 39-160. Sampling equation**

Where:

RAS = External analog source resistance

SC = Number of ADCK cycles used during sample window

CADIN = Internal ADC input capacitance

NUMTAU =  $-\ln(\text{LSBERR} / 2^N)$

LSBERR = value of acceptable sampling error in LSBs

N = 8 in 8-bit mode, 10 in 10-bit mode, 12 in 12-bit mode or 16 in 16-bit mode

Higher source resistances or higher-accuracy sampling is possible by setting ADLSMP and changing the ADLSTS bits (to increase the sample window) or decreasing ADCK frequency to increase sample time.

### 39.6.2.2 Pin leakage error

Leakage on the I/O pins can cause conversion error if the external analog source resistance ( $R_{AS}$ ) is high. If this error cannot be tolerated by the application, keep  $R_{AS}$  lower than  $V_{REFH} / (4 \times I_{LEAK} \times 2^N)$  for less than 1/4 LSB leakage error (N = 8 in 8-bit mode, 10 in 10-bit mode, 12 in 12-bit mode, or 16 in 16-bit mode).

### 39.6.2.3 Noise-induced errors

System noise that occurs during the sample or conversion process can affect the accuracy of the conversion. The ADC accuracy numbers are guaranteed as specified only if the following conditions are met:

- There is a 0.1  $\mu\text{F}$  low-ESR capacitor from  $V_{REFH}$  to  $V_{REFL}$ .
- There is a 0.1  $\mu\text{F}$  low-ESR capacitor from  $V_{DDA}$  to  $V_{SSA}$ .
- If inductive isolation is used from the primary supply, an additional 1  $\mu\text{F}$  capacitor is placed from  $V_{DDA}$  to  $V_{SSA}$ .
- $V_{SSA}$  (and  $V_{REFL}$ , if connected) is connected to  $V_{SS}$  at a quiet point in the ground plane.
- Operate the MCU in Wait or Normal Stop mode before initiating (hardware triggered conversions) or immediately after initiating (hardware or software triggered conversions) the ADC conversion.

- For software triggered conversions, immediately follow the write to the SC1 register with a wait instruction or stop instruction.
- For Normal Stop mode operation, select ADACK as the clock source. Operation in Normal Stop reduces  $V_{DD}$  noise but increases effective conversion time due to stop recovery.
- There is no I/O switching, input or output, on the MCU during the conversion.

There are some situations where external system activity causes radiated or conducted noise emissions or excessive  $V_{DD}$  noise is coupled into the ADC. In these situations, or when the MCU cannot be placed in Wait or Normal Stop or I/O activity cannot be halted, these recommended actions may reduce the effect of noise on the accuracy:

- Place a 0.01  $\mu\text{F}$  capacitor ( $C_{AS}$ ) on the selected input channel to  $V_{REFL}$  or  $V_{SSA}$  (this improves noise issues, but affects the sample rate based on the external analog source resistance).
- Average the result by converting the analog input many times in succession and dividing the sum of the results. Four samples are required to eliminate the effect of a 1 LSB, one-time error.
- Reduce the effect of synchronous noise by operating off the asynchronous clock (ADACK) and averaging. Noise that is synchronous to ADCK cannot be averaged out.

#### 39.6.2.4 Code width and quantization error

The ADC quantizes the ideal straight-line transfer function into 65536 steps (in 16-bit mode). Each step ideally has the same height (1 code) and width. The width is defined as the delta between the transition points to one code and the next. The ideal code width for an N bit converter (in this case N can be 16, 12, 10, or 8), defined as 1 LSB, is:

$$1\text{LSB} = (V_{REFH}) / 2^N$$

**Figure 39-161. Ideal code width for an N bit converter**

There is an inherent quantization error due to the digitization of the result. For 8-bit, 10-bit, or 12-bit conversions, the code transitions when the voltage is at the midpoint between the points where the straight line transfer function is exactly represented by the actual transfer function. Therefore, the quantization error will be  $\pm 1/2$  LSB in 8-bit, 10-bit, or 12-bit modes. As a consequence, however, the code width of the first (0x000) conversion is only  $1/2$  LSB and the code width of the last (0xFF or 0x3FF) is 1.5 LSB.

For 16-bit conversions, the code transitions only after the full code width is present, so the quantization error is -1 LSB to 0 LSB and the code width of each step is 1 LSB.

### 39.6.2.5 Linearity errors

The ADC may also exhibit non-linearity of several forms. Every effort has been made to reduce these errors, but the system designers should be aware of them because they affect overall accuracy. These errors are:

- Zero-scale error ( $E_{ZS}$ ) (sometimes called offset): This error is defined as the difference between the actual code width of the first conversion and the ideal code width (1/2 LSB in 8-bit, 10-bit, or 12-bit modes and 1 LSB in 16-bit mode). If the first conversion is 0x001, the difference between the actual 0x001 code width and its ideal (1 LSB) is used.
- Full-scale error ( $E_{FS}$ ): This error is defined as the difference between the actual code width of the last conversion and the ideal code width (1.5 LSB in 8-bit, 10-bit, or 12-bit modes and 1 LSB in 16-bit mode). If the last conversion is 0x3FE, the difference between the actual 0x3FE code width and its ideal (1 LSB) is used.
- Differential non-linearity (DNL): This error is defined as the worst-case difference between the actual code width and the ideal code width for all conversions.
- Integral non-linearity (INL): This error is defined as the highest-value the (absolute value of the) running sum of DNL achieves. More simply, this is the worst-case difference of the actual transition voltage to a given code and its corresponding ideal transition voltage, for all codes.
- Total unadjusted error (TUE): This error is defined as the difference between the actual transfer function and the ideal straight-line transfer function and includes all forms of error.

### 39.6.2.6 Code jitter, non-monotonicity, and missing codes

Analog-to-digital converters are susceptible to three special forms of error. These are code jitter, non-monotonicity, and missing codes.

Code jitter is when, at certain points, a given input voltage converts to one of two values when sampled repeatedly. Ideally, when the input voltage is infinitesimally smaller than the transition voltage, the converter yields the lower code (and vice-versa). However, even small amounts of system noise can cause the converter to be indeterminate (between two codes) for a range of input voltages around the transition voltage.

This error may be reduced by repeatedly sampling the input and averaging the result. Additionally, the techniques discussed in [Noise-induced errors](#) reduces this error.

Non-monotonicity is defined as when, except for code jitter, the converter converts to a lower code for a higher input voltage. Missing codes are those values never converted for any input value.

In 8-bit or 10-bit mode, the ADC is guaranteed to be monotonic and have no missing codes.



# Chapter 40

## Comparator (CMP)

### 40.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The Comparator module (CMP) provides a circuit for comparing two analog input voltages. The comparator circuit is designed to operate across the full range of the supply voltage (rail to rail operation).

The Analog MUX (ANMUX) provides a circuit for selecting an analog input signal from eight channels. One signal provided by the 6-bit DAC. The mux circuit is designed to operate across the full range of the supply voltage.

The 6-bit DAC is 64-tap resistor ladder network which provides a selectable voltage reference for applications where voltage reference is needed. The 64-tap resistor ladder network divides the supply reference  $V_{in}$  into 64 voltage level. A 6-bit digital signal input selects output voltage level, which varies from  $V_{in}$  to  $V_{in}/64$ .  $V_{in}$  can be selected from two voltage sources,  $V_{in1}$  and  $V_{in2}$ . The 6-bit DAC from a comparator is available as an on-chip internal signal only and is not available externally to a pin.

### 40.2 CMP Features

The CMP has the following features:

- Operates over the entire supply range
- Inputs may range from rail to rail
- Programmable hysteresis control

- Selectable interrupt on rising edge, falling edge, or both rising or falling edges of comparator output
- Selectable inversion on comparator output
- Comparator output may be:
  - Sampled
  - Windowed (ideal for certain PWM zero-crossing-detection applications)
  - Digitally Filtered
    - Filter can be bypassed
    - Can be clocked via external SAMPLE signal or scaled bus clock
- External hysteresis can be used at the same time that the output filter is used for internal functions.
- Two software selectable performance levels:
  - Shorter propagation delay at the expense of higher power
  - Low power, with longer propagation delay
- Support DMA transfer
  - A comparison event can be selected to trigger a DMA transfer.
- Functional in all modes of operation.
- The window and filter functions are not available in Stop, VLPS, LLS and VLLSx modes.

### 40.3 6-bit DAC Key Features

- 6-bit resolution
- Selectable supply reference source
- Power down mode to conserve power when it is not being used
- Output can be routed to internal comparator input

## 40.4 ANMUX Key Features

- Two 8 to 1 channel mux
- Operates the entire supply range

## 40.5 CMP, DAC, and ANMUX Diagram

The following figure shows the block diagram for the High Speed Comparator, Digital to Analog Converter, and Analog MUX modules.





Figure 40-1. CMP, DAC and ANMUX Blocks Diagram

## 40.6 CMP Block Diagram

The following figure shows the block diagram for the Comparator module.



**Figure 40-2. Comparator Module Block Diagram**

In the CMP block diagram:

- The Window Control block is bypassed when  $CR1[WE] = 0$
- If  $CR1[WE] = 1$ , the comparator output will be sampled on every bus clock when  $WINDOW=1$  to generate  $COUTA$ . Sampling does NOT occur when  $WINDOW = 0$ .
- The Filter Block is bypassed when not in use.
- The Filter Block acts as a simple sampler if the filter is bypassed and  $CR0[FILTER\_CNT]$  is set to  $0x01$ .
- The Filter Block filters based on multiple samples when the filter is bypassed and  $CR0[FILTER\_CNT]$  is set greater than  $0x01$ .
  - If  $CR1[SE] = 1$ , the external  $SAMPLE$  input is used as sampling clock
  - IF  $CR1[SE] = 0$ , the divided bus clock is used as sampling clock

- If enabled, the Filter Block will incur up to 1 bus clock additional latency penalty on COUT due to the fact that COUT (which is crossing clock domain boundaries) must be resynchronized to the bus clock.
- CR1[WE] and CR1[SE] are mutually exclusive.

## 40.7 Memory Map/Register Definitions

**CMP memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4007_3000	CMP Control Register 0 (CMP0_CR0)	8	R/W	00h	<a href="#">40.7.1/1145</a>
4007_3001	CMP Control Register 1 (CMP0_CR1)	8	R/W	00h	<a href="#">40.7.2/1146</a>
4007_3002	CMP Filter Period Register (CMP0_FPR)	8	R/W	00h	<a href="#">40.7.3/1148</a>
4007_3003	CMP Status and Control Register (CMP0_SCR)	8	R/W	00h	<a href="#">40.7.4/1148</a>
4007_3004	DAC Control Register (CMP0_DACCR)	8	R/W	00h	<a href="#">40.7.5/1150</a>
4007_3005	MUX Control Register (CMP0_MUXCR)	8	R/W	00h	<a href="#">40.7.6/1150</a>
4007_3008	CMP Control Register 0 (CMP1_CR0)	8	R/W	00h	<a href="#">40.7.1/1145</a>
4007_3009	CMP Control Register 1 (CMP1_CR1)	8	R/W	00h	<a href="#">40.7.2/1146</a>
4007_300A	CMP Filter Period Register (CMP1_FPR)	8	R/W	00h	<a href="#">40.7.3/1148</a>
4007_300B	CMP Status and Control Register (CMP1_SCR)	8	R/W	00h	<a href="#">40.7.4/1148</a>
4007_300C	DAC Control Register (CMP1_DACCR)	8	R/W	00h	<a href="#">40.7.5/1150</a>
4007_300D	MUX Control Register (CMP1_MUXCR)	8	R/W	00h	<a href="#">40.7.6/1150</a>
4007_3010	CMP Control Register 0 (CMP2_CR0)	8	R/W	00h	<a href="#">40.7.1/1145</a>
4007_3011	CMP Control Register 1 (CMP2_CR1)	8	R/W	00h	<a href="#">40.7.2/1146</a>

*Table continues on the next page...*

## CMP memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4007_3012	CMP Filter Period Register (CMP2_FPR)	8	R/W	00h	40.7.3/ 1148
4007_3013	CMP Status and Control Register (CMP2_SCR)	8	R/W	00h	40.7.4/ 1148
4007_3014	DAC Control Register (CMP2_DACCR)	8	R/W	00h	40.7.5/ 1150
4007_3015	MUX Control Register (CMP2_MUXCR)	8	R/W	00h	40.7.6/ 1150
4007_3018	CMP Control Register 0 (CMP3_CR0)	8	R/W	00h	40.7.1/ 1145
4007_3019	CMP Control Register 1 (CMP3_CR1)	8	R/W	00h	40.7.2/ 1146
4007_301A	CMP Filter Period Register (CMP3_FPR)	8	R/W	00h	40.7.3/ 1148
4007_301B	CMP Status and Control Register (CMP3_SCR)	8	R/W	00h	40.7.4/ 1148
4007_301C	DAC Control Register (CMP3_DACCR)	8	R/W	00h	40.7.5/ 1150
4007_301D	MUX Control Register (CMP3_MUXCR)	8	R/W	00h	40.7.6/ 1150

## 40.7.1 CMP Control Register 0 (CMPx\_CR0)

Addresses: CMP0\_CR0 is 4007\_3000h base + 0h offset = 4007\_3000h

CMP1\_CR0 is 4007\_3008h base + 0h offset = 4007\_3008h

CMP2\_CR0 is 4007\_3010h base + 0h offset = 4007\_3010h

CMP3\_CR0 is 4007\_3018h base + 0h offset = 4007\_3018h

Bit	7	6	5	4	3	2	1	0
Read	0	FILTER_CNT			0	0	HYSTCTR	
Write								
Reset	0	0	0	0	0	0	0	0

## CMPx\_CR0 field descriptions

Field	Description
7 Reserved	This read-only field is reserved and always has the value zero.
6–4 FILTER_CNT	Filter Sample Count

Table continues on the next page...

**CMPx\_CR0 field descriptions (continued)**

Field	Description
	<p>These bits represent the number of consecutive samples that must agree prior to the comparator output filter accepting a new output state. For information regarding filter programming and latency reference the Functional Description.</p> <p>000 Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA.</p> <p>001 1 consecutive sample must agree (comparator output is simply sampled).</p> <p>010 2 consecutive samples must agree.</p> <p>011 3 consecutive samples must agree.</p> <p>100 4 consecutive samples must agree.</p> <p>101 5 consecutive samples must agree.</p> <p>110 6 consecutive samples must agree.</p> <p>111 7 consecutive samples must agree.</p>
3 Reserved	This read-only field is reserved and always has the value zero.
2 Reserved	This read-only field is reserved and always has the value zero.
1-0 HYSTCTR	<p>Comparator hard block hysteresis control</p> <p>Defines the programmable hysteresis level. The hysteresis values associated with each level is device-specific. See the device's data sheet for the exact values.</p> <p>00 Level 0</p> <p>01 Level 1</p> <p>10 Level 2</p> <p>11 Level 3</p>

**40.7.2 CMP Control Register 1 (CMPx\_CR1)**

Addresses: CMP0\_CR1 is 4007\_3000h base + 1h offset = 4007\_3001h

CMP1\_CR1 is 4007\_3008h base + 1h offset = 4007\_3009h

CMP2\_CR1 is 4007\_3010h base + 1h offset = 4007\_3011h

CMP3\_CR1 is 4007\_3018h base + 1h offset = 4007\_3019h

Bit	7	6	5	4	3	2	1	0
Read	SE	WE	0	PMODE	INV	COS	OPE	EN
Write								
Reset	0	0	0	0	0	0	0	0

**CMPx\_CR1 field descriptions**

Field	Description
7 SE	Sample Enable


*Table continues on the next page...*

## CMPx\_CR1 field descriptions (continued)

Field	Description
	<p>At any given time, either SE or WE can be set. If a write to this register attempts to set both, then SE is set and WE is cleared. However, avoid writing ones to both bit locations because this "11" case is reserved and may change in future implementations.</p> <p>0 Sampling mode not selected. 1 Sampling mode selected.</p>
6 WE	<p>Windowing Enable</p> <p>At any given time, either SE or WE can be set. If a write to this register attempts to set both, then SE is set and WE is cleared. However, avoid writing ones to both bit locations because this "11" case is reserved and may change in future implementations.</p> <p>0 Windowing mode not selected. 1 Windowing mode selected.</p>
5 Reserved	This read-only field is reserved and always has the value zero.
4 PMODE	<p>Power Mode Select</p> <p>Refer to the device data sheet's CMP electrical specifications table for details on the impact of the modes below.</p> <p>0 Low Speed (LS) comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption. 1 High Speed (HS) comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption.</p>
3 INV	<p>Comparator INVERT</p> <p>This bit allows you to select the polarity of the analog comparator function. It is also driven to the COUT output (on both the device pin and as SCR[COUT]) when CR1[OPE]=0.</p> <p>0 Does not invert the comparator output. 1 Inverts the comparator output.</p>
2 COS	<p>Comparator Output Select</p> <p>0 Set CMPO to equal COUT (filtered comparator output). 1 Set CMPO to equal COUTA (unfiltered comparator output).</p>
1 OPE	<p>Comparator Output Pin Enable</p> <p>0 The comparator output (CMPO) is not available on the associated CMPO output pin. 1 The comparator output (CMPO) is available on the associated CMPO output pin.</p>
0 EN	<p>Comparator Module Enable</p> <p>The EN bit enables the Analog Comparator Module. When the module is not enabled, it remains in the off state, and consumes no power. When you select the same input from analog mux to the positive and negative port, the comparator is disabled automatically.</p> <p>0 Analog Comparator disabled. 1 Analog Comparator enabled.</p>

### 40.7.3 CMP Filter Period Register (CMPx\_FPR)

Addresses: CMP0\_FPR is 4007\_3000h base + 2h offset = 4007\_3002h  
 CMP1\_FPR is 4007\_3008h base + 2h offset = 4007\_300Ah  
 CMP2\_FPR is 4007\_3010h base + 2h offset = 4007\_3012h  
 CMP3\_FPR is 4007\_3018h base + 2h offset = 4007\_301Ah




**CMPx\_FPR field descriptions**

Field	Description
7-0 FILT_PER	<p>Filter Sample Period</p> <p>When CR1[SE] is equal to zero, this field specifies the sampling period, in bus clock cycles, of the comparator output filter. Setting FILT_PER to 0x0 disables the filter. Filter programming and latency details appear in the Functional Description.</p> <p>This field has no effect when CR1[SE] is equal to one. In that case, the external SAMPLE signal is used to determine the sampling period.</p>

### 40.7.4 CMP Status and Control Register (CMPx\_SCR)

Addresses: CMP0\_SCR is 4007\_3000h base + 3h offset = 4007\_3003h  
 CMP1\_SCR is 4007\_3008h base + 3h offset = 4007\_300Bh  
 CMP2\_SCR is 4007\_3010h base + 3h offset = 4007\_3013h  
 CMP3\_SCR is 4007\_3018h base + 3h offset = 4007\_301Bh



**CMPx\_SCR field descriptions**

Field	Description
7 Reserved	This read-only field is reserved and always has the value zero.
6 DMAEN	<p>DMA Enable Control</p> <p>The DMAEN bit enables the DMA transfer triggered from the CMP module. When this bit is set, a DMA request is asserted when the CFR or CFF bit is set.</p>

*Table continues on the next page...*

**CMPx\_SCR field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 DMA disabled. 1 DMA enabled.
5 Reserved	This read-only field is reserved and always has the value zero.
4 IER	Comparator Interrupt Enable Rising  The IER bit enables the CFR interrupt from the CMP. When this bit is set, an interrupt will be asserted when the CFR bit is set.  0 Interrupt disabled. 1 Interrupt enabled.
3 IEF	Comparator Interrupt Enable Falling  The IEF bit enables the CFF interrupt from the CMP. When this bit is set, an interrupt will be asserted when the CFF bit is set.  0 Interrupt disabled. 1 Interrupt enabled.
2 CFR	Analog Comparator Flag Rising  During normal operation, the CFR bit is set when a rising edge on COUT has been detected. The CFR bit is cleared by writing a logic one to the bit. During Stop modes, CFR is level sensitive.  0 Rising edge on COUT has not been detected. 1 Rising edge on COUT has occurred.
1 CFF	Analog Comparator Flag Falling  During normal operation, the CFF bit is set when a falling edge on COUT has been detected. The CFF bit is cleared by writing a logic one to the bit. During Stop modes, CFF is level sensitive.  0 Falling edge on COUT has not been detected. 1 Falling edge on COUT has occurred.
0 COUT	Analog Comparator Output  Reading the COUT bit will return the current value of the analog comparator output. The register bit is reset to zero and will read as CR1[INV] when the Analog Comparator module is disabled (CR1[EN] = 0). Writes to this bit are ignored.


### 40.7.5 DAC Control Register (CMPx\_DACCR)

Addresses: CMP0\_DACCR is 4007\_3000h base + 4h offset = 4007\_3004h

CMP1\_DACCR is 4007\_3008h base + 4h offset = 4007\_300Ch

CMP2\_DACCR is 4007\_3010h base + 4h offset = 4007\_3014h

CMP3\_DACCR is 4007\_3018h base + 4h offset = 4007\_301Ch



#### CMPx\_DACCR field descriptions

Field	Description
7 DACEN	<p>DAC Enable</p> <p>This bit is used to enable the DAC. When the DAC is disabled, it is powered down to conserve power.</p> <p>0 DAC is disabled. 1 DAC is enabled.</p>
6 VRSEL	<p>Supply Voltage Reference Source Select</p> <p>0 <math>V_{in1}</math> is selected as resistor ladder network supply reference <math>V_{in}</math>. 1 <math>V_{in2}</math> is selected as resistor ladder network supply reference <math>V_{in}</math>.</p>
5-0 VOSEL	<p>DAC Output Voltage Select</p> <p>This bit selects an output voltage from one of 64 distinct levels.</p> <p><math>DACO = (V_{in}/64) * (VOSEL[5:0] + 1)</math>, so the DACO range is from <math>V_{in}/64</math> to <math>V_{in}</math>.</p>


### 40.7.6 MUX Control Register (CMPx\_MUXCR)

Addresses: CMP0\_MUXCR is 4007\_3000h base + 5h offset = 4007\_3005h

CMP1\_MUXCR is 4007\_3008h base + 5h offset = 4007\_300Dh

CMP2\_MUXCR is 4007\_3010h base + 5h offset = 4007\_3015h

CMP3\_MUXCR is 4007\_3018h base + 5h offset = 4007\_301Dh



## CMPx\_MUXCR field descriptions

Field	Description
7–6 Reserved	This read-only field is reserved and always has the value zero.
5–3 PSEL	<p>Plus Input MUX Control</p> <p>Determines which input is selected for the plus input of the comparator. For INx inputs, refer to CMP, DAC and ANMUX Blocks Diagram.</p> <p><b>NOTE:</b> When an inappropriate operation selects the same input for both MUXes, the comparator automatically shuts down to prevent itself from becoming a noise generator.</p> <p>000 IN0 001 IN1 010 IN2 011 IN3 100 IN4 101 IN5 110 IN6 111 IN7</p>
2–0 MSEL	<p>Minus Input MUX Control</p> <p>Determines which input is selected for the minus input of the comparator. For INx inputs, refer to CMP, DAC and ANMUX Blocks Diagram.</p> <p><b>NOTE:</b> When an inappropriate operation selects the same input for both MUXes, the comparator automatically shuts down to prevent itself from becoming a noise generator.</p> <p>000 IN0 001 IN1 010 IN2 011 IN3 100 IN4 101 IN5 110 IN6 111 IN7</p>

## 40.8 CMP Functional Description

The Comparator can be used to compare two analog input voltages applied to INP and INM. The analog comparator output (CMPO) is high when the non-inverting input is greater than the inverting input, and is low when the non-inverting input is less than the inverting input. This signal can be selectively inverted by setting CR1[INV] = 1.

The SCR[IER], SCR[IEF] bits are used to select the condition which will cause the comparator module to assert an interrupt to the processor. SCR[CFF] is set on a falling edge and SCR[CFR] is set on rising edge of the comparator output. The (optionally filtered) comparator output can be read directly through the SCR[COU] bit.

### 40.8.1 CMP Functional Modes

There are three main sub-blocks to the comparator module: the comparator itself, the window function and the filter function. The filter, CR0[FILTER\_CNT] can be clocked from an internally or external clock source. Additionally, the filter is programmable with respect to how many samples must agree before a change on the output is registered. In the simplest case, only 1 sample must agree. In this case, the filter acts as a simple sampler.

The external sample input is enabled using CR1[SE]. When set, the output of the comparator is sampled only on rising edges of the sample input.

The "windowing mode" is enabled by setting CR1[WE]. When set, the comparator output is sampled only when the WINDOW input signal is equal to one. This feature can be used to ignore the comparator output during time periods in which the input voltages are not valid. This is especially useful when implementing zero-crossing-detection for certain PWM applications.

The comparator filter and sampling features can be combined as shown in the following table. Individual modes are discussed below.

**Table 40-36. Comparator Sample/Filter Controls**

Mode #	CR1[EN]	CR1[WE]	CR1[SE]	CR0[FILTER_CNT]	FPR[FILT_PER]	Operation
1	0	X	X	X	X	<b>Disabled</b> Refer to the <a href="#">Disabled Mode (# 1)</a> .
2A	1	0	0	0x00	X	<b>Continuous Mode</b> Refer to the <a href="#">Continuous Mode (#s 2A &amp; 2B)</a> .
2B	1	0	0	X	0x00	
3A	1	0	1	0x01	X	<b>Sampled, Non-Filtered mode</b> Refer to the <a href="#">Sampled, Non-Filtered Mode (#s 3A &amp; 3B)</a> .
3B	1	0	0	0x01	> 0x00	
4A	1	0	1	> 0x01	X	<b>Sampled, Filtered mode</b> Refer to the <a href="#">Sampled, Filtered Mode (#s 4A &amp; 4B)</a> .
4B	1	0	0	> 0x01	> 0x00	
5A	1	1	0	0x00	X	<b>Windowed mode</b> Comparator output is sampled on every rising bus clock edge when SAMPLE=1 to generate COUTA Refer to the <a href="#">Windowed Mode (#s 5A &amp; 5B)</a> .
5B	1	1	0	X	0x00	

Table continues on the next page...

**Table 40-36. Comparator Sample/Filter Controls (continued)**

Mode #	CR1[EN]	CR1[WE]	CR1[SE]	CR0[FILTER_CNT]	FPR[FILT_PER]	Operation
6	1	1	0	0x01	0x01 - 0xFF	<b>Windowed/Resampled mode</b> Comparator output is sampled on every rising bus clock edge when SAMPLE=1 to generate COUTA, which is then resampled on an interval determined by FILT_PER to generate COUT. Refer to the <a href="#">Windowed/Resampled Mode (# 6)</a> .
7	1	1	0	> 0x01	0x01 - 0xFF	<b>Windowed/Filtered mode</b> Comparator output is sampled on every rising bus clock edge when SAMPLE=1 to generate COUTA, which is then resampled and filtered to generate COUT. Refer to the <a href="#">Windowed/Filtered Mode (#7)</a> .
All other combinations of CR1[EN], CR1[WE], CR1[SE], CR0[FILTER_CNT], and FPR[FILT_PER] are illegal.						

For cases where a comparator is used to drive a fault input (for example, for a motor-control module such as FTM), it should generally be configured to operate in continuous mode, so that an external fault can immediately pass through the comparator to the target fault circuitry.


### Note

Filtering and sampling settings should be changed only after setting CR1[SE]=0 and CR0[FILTER\_CNT]=0x00. This has the effect of resetting the filter to a known state.

#### 40.8.1.1 Disabled Mode (# 1)

In disabled mode, the analog comparator is non-functional and consumes no power. The output of the analog comparator block (CMPO) is zero in this mode.

### 40.8.1.2 Continuous Mode (#s 2A & 2B)



**Figure 40-33. Comparator Operation in Continuous Mode**


**NOTE**

Refer to the chip configuration section for the source of sample/window input.

The analog comparator block is powered and active. CMPO may be optionally inverted, but is not subject to external sampling or filtering. Both Window Control and Filter Blocks are completely bypassed. SCR[COUT] is updated continuously. The path from comparator inputs pins to output pin is operating in combinational (unclocked) mode. COUT and COUTA are identical.

For control configurations which result in disabling the Filter Block, refer to [Filter Block Bypass Logic](#) diagram.

### 40.8.1.3 Sampled, Non-Filtered Mode (#s 3A & 3B)



**Figure 40-34. Sampled, Non-Filtered (# 3A): Sampling point externally driven**

In Sampled, Non-Filtered mode, the analog comparator block is powered and active. The path from analog inputs to COUTA is combinational (unclocked). Windowing Control is completely bypassed. COUTA is sampled whenever a rising edge is detected on the Filter Block clock input.

The only difference in operation between Sampled, Non-Filtered (# 3A) and Sampled, Non-Filtered (# 3B) is in how the clock to the Filter Block is derived. In #3A, the clock to filter block is externally derived while in #3B, the clock to filter block is internally derived.

The comparator filter has no other function than sample/hold of the comparator output in this mode (# 3B).





Figure 40-35. Sampled, Non-Filtered (# 3B): Sampling interval internally derived

#### 40.8.1.4 Sampled, Filtered Mode (#s 4A & 4B)

In Sampled, Filtered mode, the analog comparator block is powered and active. The path from analog inputs to COUTA is combinational (unlocked). Windowing Control is completely bypassed. COUTA is sampled whenever a rising edge is detected on the Filter Block clock input.

The only difference in operation between Sampled, Non-Filtered (# 3A) and Sampled, Filtered (# 4A) is that CR0[FILTER\_CNT] is now greater than 1, which activates filter operation.





**Figure 40-37. Sampled, Filtered (# 4B): Sampling point internally derived**

The only difference in operation between Sampled, Non-Filtered (# 3B) and Sampled, Filtered (# 4B) is that CR0[FILTER\_CNT] is now greater than 1, which activates filter operation.

### 40.8.1.5 Windowed Mode (#s 5A & 5B)

The following figure illustrates comparator operation in the windowed mode, ignoring latency of the analog comparator, polarity select and Window Control block. It also assumes that the Polarity Select is set to "non-inverting". Note that the analog comparator output is passed to COUTA only when the WINDOW signal is high.

In actual operation, COUTA may lag the analog inputs by up to one bus clock cycle plus the combinational path delay through the comparator and polarity select logic.




Figure 40-38. Windowed Mode Operation




Figure 40-39. Windowed Mode

For control configurations which result in disabling the Filter Block, refer to [Filter Block Bypass Logic](#) diagram.

When any windowed mode is active, COUTA is clocked by the bus clock whenever WINDOW = 1. The last latched value is held when WINDOW = 0.

#### 40.8.1.6 Windowed/Resampled Mode (# 6)

The following figure uses the same input stimulus shown in Figure 40-38, and adds resampling of COUTA to generate COUT. Samples are taken at the time points indicated by the arrows. Again, prop delays and latency is ignored for clarity's sake. This example was generated solely to demonstrate operation of the comparator in windowing / resampled mode, and does not reflect any specific application. Depending upon the sampling rate and window placement, COUT may not see zero-crossing events detected by the analog comparator. Sampling period and/or window placement must be carefully considered for a given application.




Figure 40-40. Windowed / Resampled Mode Operation

This mode of operation results in an unfiltered string of comparator samples where the interval between the samples is determined by FPR[FILT\_PER] and the bus clock rate. Configuration for this mode is virtually identical to that for the Windowed/Filtered Mode shown in the next section. The only difference is that the value of CR0[FILTER\_CNT] must be exactly one.

### 40.8.1.7 Windowed/Filtered Mode (#7)

This is the most complex mode of operation for the comparator block, as it utilizes both windowing and filtering features. It also has the highest latency of any of the modes. This can be approximated: up to 1 bus clock synchronization in the window function +  $((CR0[FILTER\_CNT] \times FPR[FILT\_PER]) + 1) \times$  bus clock for the filter function.

When any windowed mode is active, COUTA is clocked by the bus clock whenever WINDOW = 1. The last latched value is held when WINDOW = 0.




Figure 40-41. Windowed/Filtered Mode

## 40.8.2 Power Modes

### 40.8.2.1 Wait Mode Operation

During Wait and VLPW modes and if enabled, the CMP continues to operate normally. Also, if enabled, a CMP interrupt can wake the MCU.

### 40.8.2.2 Stop Mode Operation

Subject to platform-specific clock restrictions, the MCU is brought out of stop when a compare event occurs and the corresponding interrupt is enabled. Similarly, if CR1[OPE] is enabled, the comparator output operates as in the normal operating mode and comparator output is placed onto the external pin. In stop modes, the comparator can be operational in both high speed (HS) comparison mode (CR1[PMODE] = 1) and low speed (LS) comparison mode (CR1[PMODE] = 0), but it is recommended to use the low speed mode to minimize power consumption.

If stop is exited with a reset, all comparator registers are put into their reset state.

### 40.8.2.3 Low-Leakage Mode Operation

When the chip is in low-leakage modes, the CMP module is partially functional and is limited to low speed mode (regardless of the CR1[PMODE] bit's setting). Windowed, sampled, and filtered modes are not supported. The CMP output pin is latched and does not reflect the compare output state.

The positive- and negative-input voltage can be from external pins or the DAC output. The MCU can be brought out of the low-leakage mode if a compare event occurs and the CMP interrupt is enabled. After wakeup from low-leakage modes, the CMP module is in the reset state except for the SCR[CFF] and SCR[CFR] flags.

## 40.8.3 Startup and Operation

A typical startup sequence is as follows.

The time required to stabilize COUT will be the power-on delay of the comparators plus the largest propagation delay from a selected analog source through the analog comparator, windowing function and filter. Power on delay of the comparators are available from data sheets. The windowing function has a maximum of 1 bus clock period delay. Filter delay is specified in [Low Pass Filter](#).

During operation, the propagation delay of the selected data paths must always be considered. It can take many bus clock cycles for COUT and the CFR/CFF status bits to reflect an input change or a configuration change to one of the components involved in the data path.

When programmed for filtering modes, COUT will initially be equal to zero until sufficient clock cycles have elapsed to fill all stages of the filter. This occurs even if COUTA is at a logic one.

## 40.8.4 Low Pass Filter

The low-pass filter operates on the unfiltered and unsynchronized and optionally inverted comparator output COUTA and generates the filtered and synchronized output COUT. Both COUTA and COUT can be configured as module outputs and are used for different purposes within the system.

Synchronization and edge detection are always used to determine status register bit values. They also apply to COUT for all sampling and windowed modes. Filtering can be performed using an internal timebase defined by FPR[FILT\_PER], or using an external SAMPLE input to determine sample time.

The need for digital filtering and the amount of filtering is dependent on user requirements. Filtering can become more useful in the absence of an external hysteresis circuit. Without external hysteresis, high frequency oscillations can be generated at COUTA when the selected INM and INP input voltages differ by less than the offset voltage of the differential comparator.

### 40.8.4.1 Enabling Filter Modes

Filter Modes are enabled by setting CR0[FILTER\_CNT] greater than 0x01 and (setting FPR[FILT\_PER] to a non-zero value OR setting CR1[SE]=1). If using the divided bus clock to drive the filter, it will take samples of COUTA every FPR[FILT\_PER] bus clock cycles.

The filter output will be at logic zero when first initialized, and will subsequently change when CR0[FILTER\_CNT] consecutive samples all agree that the output value has changed. Said another way, SCR[COUT] will be zero for some initial period, even when COUTA is at logic one.

Setting both CR1[SE] and FPR[FILT\_PER] to 0 disables the filter and eliminates switching current associated with the filtering process.

#### Note

Always switch to this setting prior to making any changes in filter parameters. This resets the filter to a known state. Switching CR0[FILTER\_CNT] on the fly without this intermediate step can result in unexpected behavior.

If CR1[SE]=1, the filter takes samples of COUTA on each positive transition of the sample input. The output state of the filter changes when CR0[FILTER\_CNT] consecutive samples all agree that the output value has changed.

#### 40.8.4.2 Latency Issues

The FPR[FILT\_PER] value (or SAMPLE period) should be set such that the sampling period is just larger than the period of the expected noise. This way a noise spike will only corrupt one sample. The CR0[FILTER\_CNT] value should be chosen to reduce the probability of noisy samples causing an incorrect transition to be recognized. The probability of an incorrect transition is defined as the probability of an incorrect sample raised to the CR0[FILTER\_CNT] power.

The following table summarizes maximum latency values for the various modes of operation *in the absence of noise*. Filtering latency is restarted each time an actual output transition is masked by noise.

The values of FPR[FILT\_PER] (or SAMPLE period) and CR0[FILTER\_CNT] must also be traded off against the desire for minimal latency in recognizing actual comparator output transitions. The probability of detecting an actual output change within the nominal latency is the probability of a correct sample raised to the CR0[FILTER\_CNT] power.

**Table 40-37. Comparator Sample/Filter Maximum Latencies**

Mode #	CR1[EN]	CR1[WE]	CR1[SE]	CR0[FILTER_CNT]	FPR[FILT_PER]	Operation	Maximum Latency <sup>1</sup>
1	0	X	X	X	X	Disabled	N/A
2A	1	0	0	0x00	X	Continuous Mode	$T_{PD}$
2B	1	0	0	X	0x00		
3A	1	0	1	0x01	X	Sampled, Non-Filtered mode	$T_{PD} + T_{SAMPLE} + T_{per}$
3B	1	0	0	0x01	> 0x00		$T_{PD} + (FPR[FILT\_PER] \times T_{per}) + T_{per}$
4A	1	0	1	> 0x01	X	Sampled, Filtered mode	$T_{PD} + (CR0[FILTER\_CNT] \times T_{SAMPLE}) + T_{per}$
4B	1	0	0	> 0x01	> 0x00		$T_{PD} + (CR0[FILTER\_CNT] \times FPR[FILT\_PER] \times T_{per}) + T_{per}$
5A	1	1	0	0x00	X	Windowed mode	$T_{PD} + T_{per}$
5B	1	1	0	X	0x00		$T_{PD} + T_{per}$
6	1	1	0	0x01	0x01 - 0xFF	Windowed / Resampled mode	$T_{PD} + (FPR[FILT\_PER] \times T_{per}) + 2T_{per}$

Table continues on the next page...

**Table 40-37. Comparator Sample/Filter Maximum Latencies (continued)**

Mode #	CR1[EN]	CR1[WE]	CR1[SE]	CR0[FILTER_CNT]	FPR[FILT_PER]	Operation	Maximum Latency <sup>1</sup>
7	1	1	0	> 0x01	0x01 - 0xFF	Windowed / Filtered mode	$T_{PD} + (CR0[FILTER\_CNT] \times FPR[FILT\_PER] \times T_{per}) + 2T_{per}$

1.  $T_{PD}$  represents the intrinsic delay of the analog component plus the polarity select logic.  $T_{SAMPLE}$  is the clock period of the external sample clock.  $T_{per}$  is the period of the bus clock.

## 40.9 CMP Interrupts

The CMP module is capable of generating an interrupt on either the rising or falling edge of the comparator output (or both). The interrupt request is asserted when both SCR[IER] bit and SCR[CFR] are set. It is also asserted when both SCR[IEF] bit and SCR[CFF] are set. The interrupt is de-asserted by clearing either SCR[IER] or SCR[CFR] for a rising edge interrupt, or SCR[IEF] and SCR[CFF] for a falling edge interrupt.

## 40.10 CMP DMA Support

Normally, the CMP generates a CPU interrupt if there is a change on the COUT. When DMA support (set SCR[DMAEN]) enables and the interrupt enables (set SCR[IER] or SCR[IEF] or both), the corresponding change on COUT forces a DMA transfer request rather than a CPU interrupt instead. When the DMA has completed the transfer, it sends a dma\_done signal that de-asserts the dma\_request and clears the flag to allow a subsequent change on comparator output to occur and force another DMA request.

## 40.11 Digital to Analog Converter Block Diagram

The following figure shows the block diagram of the DAC module. It contains a 64-tap resistor ladder network and a 64-to-1 multiplexer, which selects an output voltage from one of 64 distinct levels that outputs from DACO. It is controlled through DAC Control register (DACCR). Its supply reference source can be selected from two sources  $V_{in1}$  and  $V_{in2}$ . The module can be powered down (disabled) when it is not used. When in disable mode, DACO is connected to the analog ground.




Figure 40-42. 6-bit DAC Block Diagram

## 40.12 DAC Functional Description

This section provides DAC functional description.

### 40.12.1 Voltage Reference Source Select

- $V_{in1}$  should be used to connect to the primary voltage source as supply reference of 64 tap resistor ladder
- $V_{in2}$  should be used to connect to alternate voltage source (or primary source if alternate voltage source is not available)

## 40.13 DAC Resets

This module has a single reset input, corresponding to the chip-wide peripheral reset.

## 40.14 DAC Clocks

This module has a single clock input, the bus clock.

## 40.15 DAC Interrupts

This module has no interrupts.



# Chapter 41

## 12-bit Digital-to-Analog Converter (DAC)

### 41.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The 12-bit digital-to-analog converter (DAC) is a low power general purpose DAC. The output of this DAC can be placed on an external pin or set as one of the inputs to the analog comparator, Op-Amps, ADC, or other peripherals.

### 41.2 Features


The DAC module features include:

- On-chip programmable reference generator output (voltage output from  $1/4096 V_{in}$  to  $V_{in}$ , step is  $1/4096 V_{in}$ )
- $V_{in}$  can be selected from two reference sources
- Static operation in Normal Stop mode
- 16-word data buffer supported with configurable watermark and multiple operation modes
- DMA support

### 41.3 Block Diagram

The block diagram of the DAC module is as follows:

**Block Diagram**



**Figure 41-1. DAC Block Diagram**

## 41.4 Memory Map/Register Definition

The DAC has registers to control analog comparator and programmable voltage divider to perform the digital-to-analog functions.

The address of a register is the sum of a base address and an address offset. The base address is defined at the chip level. The address offset is defined at the module level.

### NOTE

Do not use 32/16-bit access to DACx\_Cn(n=0, 1, 2) and DACx\_SR register.

**DAC memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400C_C000	DAC Data Low Register (DAC0_DAT0L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_C001	DAC Data High Register (DAC0_DAT0H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_C002	DAC Data Low Register (DAC0_DAT1L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_C003	DAC Data High Register (DAC0_DAT1H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_C004	DAC Data Low Register (DAC0_DAT2L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_C005	DAC Data High Register (DAC0_DAT2H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_C006	DAC Data Low Register (DAC0_DAT3L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_C007	DAC Data High Register (DAC0_DAT3H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_C008	DAC Data Low Register (DAC0_DAT4L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_C009	DAC Data High Register (DAC0_DAT4H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_C00A	DAC Data Low Register (DAC0_DAT5L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_C00B	DAC Data High Register (DAC0_DAT5H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_C00C	DAC Data Low Register (DAC0_DAT6L)	8	R/W	00h	<a href="#">41.4.1/1175</a>

*Table continues on the next page...*

## DAC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400C_C00D	DAC Data High Register (DAC0_DAT6H)	8	R/W	00h	41.4.2/ 1175
400C_C00E	DAC Data Low Register (DAC0_DAT7L)	8	R/W	00h	41.4.1/ 1175
400C_C00F	DAC Data High Register (DAC0_DAT7H)	8	R/W	00h	41.4.2/ 1175
400C_C010	DAC Data Low Register (DAC0_DAT8L)	8	R/W	00h	41.4.1/ 1175
400C_C011	DAC Data High Register (DAC0_DAT8H)	8	R/W	00h	41.4.2/ 1175
400C_C012	DAC Data Low Register (DAC0_DAT9L)	8	R/W	00h	41.4.1/ 1175
400C_C013	DAC Data High Register (DAC0_DAT9H)	8	R/W	00h	41.4.2/ 1175
400C_C014	DAC Data Low Register (DAC0_DAT10L)	8	R/W	00h	41.4.1/ 1175
400C_C015	DAC Data High Register (DAC0_DAT10H)	8	R/W	00h	41.4.2/ 1175
400C_C016	DAC Data Low Register (DAC0_DAT11L)	8	R/W	00h	41.4.1/ 1175
400C_C017	DAC Data High Register (DAC0_DAT11H)	8	R/W	00h	41.4.2/ 1175
400C_C018	DAC Data Low Register (DAC0_DAT12L)	8	R/W	00h	41.4.1/ 1175
400C_C019	DAC Data High Register (DAC0_DAT12H)	8	R/W	00h	41.4.2/ 1175
400C_C01A	DAC Data Low Register (DAC0_DAT13L)	8	R/W	00h	41.4.1/ 1175
400C_C01B	DAC Data High Register (DAC0_DAT13H)	8	R/W	00h	41.4.2/ 1175
400C_C01C	DAC Data Low Register (DAC0_DAT14L)	8	R/W	00h	41.4.1/ 1175
400C_C01D	DAC Data High Register (DAC0_DAT14H)	8	R/W	00h	41.4.2/ 1175
400C_C01E	DAC Data Low Register (DAC0_DAT15L)	8	R/W	00h	41.4.1/ 1175
400C_C01F	DAC Data High Register (DAC0_DAT15H)	8	R/W	00h	41.4.2/ 1175
400C_C020	DAC Status Register (DAC0_SR)	8	R	02h	41.4.3/ 1176

Table continues on the next page...

## DAC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400C_C021	DAC Control Register (DAC0_C0)	8	R/W	00h	41.4.4/ 1176
400C_C022	DAC Control Register 1 (DAC0_C1)	8	R/W	00h	41.4.5/ 1178
400C_C023	DAC Control Register 2 (DAC0_C2)	8	R/W	0Fh	41.4.6/ 1179
400C_D000	DAC Data Low Register (DAC1_DAT0L)	8	R/W	00h	41.4.1/ 1175
400C_D001	DAC Data High Register (DAC1_DAT0H)	8	R/W	00h	41.4.2/ 1175
400C_D002	DAC Data Low Register (DAC1_DAT1L)	8	R/W	00h	41.4.1/ 1175
400C_D003	DAC Data High Register (DAC1_DAT1H)	8	R/W	00h	41.4.2/ 1175
400C_D004	DAC Data Low Register (DAC1_DAT2L)	8	R/W	00h	41.4.1/ 1175
400C_D005	DAC Data High Register (DAC1_DAT2H)	8	R/W	00h	41.4.2/ 1175
400C_D006	DAC Data Low Register (DAC1_DAT3L)	8	R/W	00h	41.4.1/ 1175
400C_D007	DAC Data High Register (DAC1_DAT3H)	8	R/W	00h	41.4.2/ 1175
400C_D008	DAC Data Low Register (DAC1_DAT4L)	8	R/W	00h	41.4.1/ 1175
400C_D009	DAC Data High Register (DAC1_DAT4H)	8	R/W	00h	41.4.2/ 1175
400C_D00A	DAC Data Low Register (DAC1_DAT5L)	8	R/W	00h	41.4.1/ 1175
400C_D00B	DAC Data High Register (DAC1_DAT5H)	8	R/W	00h	41.4.2/ 1175
400C_D00C	DAC Data Low Register (DAC1_DAT6L)	8	R/W	00h	41.4.1/ 1175
400C_D00D	DAC Data High Register (DAC1_DAT6H)	8	R/W	00h	41.4.2/ 1175
400C_D00E	DAC Data Low Register (DAC1_DAT7L)	8	R/W	00h	41.4.1/ 1175
400C_D00F	DAC Data High Register (DAC1_DAT7H)	8	R/W	00h	41.4.2/ 1175
400C_D010	DAC Data Low Register (DAC1_DAT8L)	8	R/W	00h	41.4.1/ 1175


Table continues on the next page...

## DAC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400C_D011	DAC Data High Register (DAC1_DAT8H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_D012	DAC Data Low Register (DAC1_DAT9L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_D013	DAC Data High Register (DAC1_DAT9H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_D014	DAC Data Low Register (DAC1_DAT10L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_D015	DAC Data High Register (DAC1_DAT10H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_D016	DAC Data Low Register (DAC1_DAT11L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_D017	DAC Data High Register (DAC1_DAT11H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_D018	DAC Data Low Register (DAC1_DAT12L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_D019	DAC Data High Register (DAC1_DAT12H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_D01A	DAC Data Low Register (DAC1_DAT13L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_D01B	DAC Data High Register (DAC1_DAT13H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_D01C	DAC Data Low Register (DAC1_DAT14L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_D01D	DAC Data High Register (DAC1_DAT14H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_D01E	DAC Data Low Register (DAC1_DAT15L)	8	R/W	00h	<a href="#">41.4.1/1175</a>
400C_D01F	DAC Data High Register (DAC1_DAT15H)	8	R/W	00h	<a href="#">41.4.2/1175</a>
400C_D020	DAC Status Register (DAC1_SR)	8	R	02h	<a href="#">41.4.3/1176</a>
400C_D021	DAC Control Register (DAC1_C0)	8	R/W	00h	<a href="#">41.4.4/1176</a>
400C_D022	DAC Control Register 1 (DAC1_C1)	8	R/W	00h	<a href="#">41.4.5/1178</a>
400C_D023	DAC Control Register 2 (DAC1_C2)	8	R/W	0Fh	<a href="#">41.4.6/1179</a>

### 41.4.1 DAC Data Low Register (DACx\_DATL)

Addresses: 400C\_C000h base + 0h offset + (2d × n), where n = 0d to 15d



#### DACx\_DATnL field descriptions

Field	Description
7–0 DATA[7:0]	When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula. $V_{out} = V_{in} * (1 + DACDAT0[11:0])/4096$ When the DAC Buffer is enabled, DATA is mapped to the 16-word buffer.

### 41.4.2 DAC Data High Register (DACx\_DATH)

Addresses: 400C\_C000h base + 1h offset + (2d × n), where n = 0d to 15d



#### DACx\_DATnH field descriptions


Field	Description
7–4 Reserved	This read-only field is reserved and always has the value zero.
3–0 DATA[11:8]	When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula. $V_{out} = V_{in} * (1 + DACDAT0[11:0])/4096$ When the DAC Buffer is enabled, DATA[11:0] is mapped to the 16-word buffer.

### 41.4.3 DAC Status Register (DACx\_SR)

If DMA is enabled, the flags can be cleared automatically by DMA when the DMA request is done. Write zero to a bit to clear it. Writing one has no effect. After reset DACBFRPTF is set and can be cleared by software, if needed. The flags are set only when the data buffer status is changed.

Addresses: DAC0\_SR is 400C\_C000h base + 20h offset = 400C\_C020h

DAC1\_SR is 400C\_D000h base + 20h offset = 400C\_D020h




**DACx\_SR field descriptions**

Field	Description
7-3 Reserved	This read-only field is reserved and always has the value zero. Reserved
2 DACBFWMF	DAC buffer watermark flag 0 The DAC buffer read pointer has not reached the watermark level. 1 The DAC buffer read pointer has reached the watermark level.
1 DACBFRPTF	DAC buffer read pointer top position flag 0 The DAC buffer read pointer is not zero. 1 The DAC buffer read pointer is zero.
0 DACBFRPBF	DAC buffer read pointer bottom position flag 0 The DAC buffer read pointer is not equal to the DACBFUP. 1 The DAC buffer read pointer is equal to the DACBFUP.

### 41.4.4 DAC Control Register (DACx\_C0)

Addresses: DAC0\_C0 is 400C\_C000h base + 21h offset = 400C\_C021h

DAC1\_C0 is 400C\_D000h base + 21h offset = 400C\_D021h




## DACx\_C0 field descriptions

Field	Description
7 DACEN	<p>DAC enable</p> <p>The DACEN bit starts the Programmable Reference Generator operation.</p> <p>0 The DAC system is disabled. 1 The DAC system is enabled.</p>
6 DACRFS	<p>DAC Reference Select</p> <p>0 The DAC selects DACREF_1 as the reference voltage. 1 The DAC selects DACREF_2 as the reference voltage.</p>
5 DACTRGSEL	<p>DAC trigger select</p> <p>0 The DAC hardware trigger is selected. 1 The DAC software trigger is selected.</p>
4 DACSCTRIG	<p>DAC software trigger</p> <p>Active high. This is a write-only bit, read it always be 0. If DAC software trigger is selected and buffer enabled, write 1 to this bit will advance the buffer read pointer once.</p> <p>0 The DAC soft trigger is not valid. 1 The DAC soft trigger is valid.</p>
3 LPEN	<p>DAC low power control</p> <p>Refer to the device data sheet's 12-bit DAC electrical characteristics for details on the impact of the modes below.</p> <p>0 high power mode. 1 low power mode.</p>
2 DACBWIEN	<p>DAC buffer watermark interrupt enable</p> <p>0 The DAC buffer watermark interrupt is disabled. 1 The DAC buffer watermark interrupt is enabled.</p>
1 DACBTIEN	<p>DAC buffer read pointer top flag interrupt enable</p> <p>0 The DAC buffer read pointer top flag interrupt is disabled. 1 The DAC buffer read pointer top flag interrupt is enabled.</p>
0 DACBBIEN	<p>DAC buffer read pointer bottom flag interrupt enable</p> <p>0 The DAC buffer read pointer bottom flag interrupt is disabled. 1 The DAC buffer read pointer bottom flag interrupt is enabled.</p>

### 41.4.5 DAC Control Register 1 (DACx\_C1)

Addresses: DAC0\_C1 is 400C\_C000h base + 22h offset = 400C\_C022h

DAC1\_C1 is 400C\_D000h base + 22h offset = 400C\_D022h




#### DACx\_C1 field descriptions

Field	Description
7 DMAEN	DMA enable select 0 DMA disabled. 1 DMA enabled. When DMA enabled, DMA request will be generated by original interrupts. And interrupts will not be presented on this module at the same time.
6-5 Reserved	This read-only field is reserved and always has the value zero.
4-3 DACBFWM	DAC buffer watermark select This bitfield controls when the DAC buffer watermark flag will be set. When the DAC buffer read pointer reaches the word defined by this bitfield, from 1 to 4 words away from the upper limit (DACBUP), the DAC buffer watermark flag will be set. This allows user configuration of the watermark interrupt. 00 1 word 01 2 words 10 3 words 11 4 words
2-1 DACBFMD	DAC buffer work mode select 00 Normal Mode 01 Swing Mode 10 One-Time Scan Mode 11 Reserved
0 DACBFEN	DAC buffer enable 0 Buffer read pointer disabled. The converted data is always the first word of the buffer. 1 Buffer read pointer enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer.

## 41.4.6 DAC Control Register 2 (DACx\_C2)

Addresses: DAC0\_C2 is 400C\_C000h base + 23h offset = 400C\_C023h

DAC1\_C2 is 400C\_D000h base + 23h offset = 400C\_D023h



**DACx\_C2 field descriptions**

Field	Description
7–4 DACBFRP	DAC buffer read pointer These 4 bits keep the current value of the buffer read pointer.
3–0 DACBFUP	DAC buffer upper limit These 4 bits select the buffer's upper limit. The buffer read pointer cannot exceed it.

## 41.5 Functional Description

The 12-bit DAC module can select one of the two reference inputs — DACREF\_1 and DACREF\_2 as the DAC reference voltage ( $V_{in}$ ) by DACRFS bit of C0 register. Refer to the module introduction for information on the source for DACREF\_1 and DACREF\_2. When the DAC is enabled, it converts the data in DACDAT0[11:0] or the data from the DAC data buffer to a stepped analog output voltage. The output voltage range is from  $V_{in}/4096$  to  $V_{in}$ , and the step is  $V_{in}/4096$ .

### 41.5.1 DAC Data Buffer Operation

When the DAC is enabled and the buffer is not enabled, the DAC module always converts the data in DAT0 to analog output voltage.

When both the DAC and the buffer are enabled, the DAC converts the data in the data buffer to analog output voltage. The data buffer read pointer advances to the next word in the event the hardware trigger or the software trigger occurs. Refer to the PDB Module Interconnections section in Chip Configuration chapter for the hardware trigger connection.

The data buffer can be configured to operate in normal mode, swing mode or one-time scan mode. When the buffer operation is switched from one mode to another, the read pointer does not change. The read pointer can be set to any value between "0" and DACBFUP by writing DACBFRP in C2 register.

### **41.5.1.1 DAC Data Buffer Interrupts**

There are several interrupts and associated flags that can be configured for the DAC buffer. The DAC read pointer bottom position flag is set when the DAC buffer read pointer reaches the DAC buffer upper limit. ( $DACBFRP = DACBFUP$ ). The DAC read pointer top position flag is set when the DAC read pointer is equal to the start position, 0. Finally, the DAC buffer watermark flag is set when the DAC buffer read pointer has reached the position defined by the DAC watermark select bit field. The DAC watermark select (DACBFWM) can be used to generate an interrupt when the DAC buffer Read pointer is between 1 to 4 words from the DAC buffer upper limit.

### **41.5.1.2 Buffer Normal Mode**

This is the default mode. The buffer works as a circular buffer. The read pointer increases by one, every time when the trigger occurs. When the read pointer reaches the upper limit, it goes to the zero directly in the next trigger event.

### **41.5.1.3 Buffer Swing Mode**

This mode is similar to the normal mode. But when the read pointer reaches the upper limit, it does not go to the zero. It will descend by one in the next trigger events until zero is reached.

### **41.5.1.4 Buffer One-time Scan Mode**

The read pointer increases by one every time when the trigger occurs. When it reaches the upper limit, it stops at there. If read pointer is reset to the address other than the upper limit, it will increase to the upper address and stop at there again.

#### **Note**

If the software set the read pointer to the upper limit, the read pointer will not advance in this mode.

## 41.5.2 DMA Operation

When DMA is enabled, interrupt requests are not generated. DMA requests are generated instead. DMA done signal clears the DMA request.

The status register flags are still set and are cleared automatically when the DMA completes.

## 41.5.3 Resets

During reset the DAC is configured in the default mode. DAC is disabled.

## 41.5.4 Low Power Mode Operation

This section describes the wait mode and the stop mode operation of the DAC module.

### 41.5.4.1 Wait Mode Operation

In wait mode, the DAC will operate normally if enabled.

### 41.5.4.2 Stop Mode Operation

The DAC continues to operate in Normal Stop mode if enabled, the output voltage will hold the value before stop.

In Low Power Stop modes, the DAC is fully shut-down.

#### NOTE

The assignment of module modes to core modes is chip-specific. For module-to-core mode assignments, see the chapter that describes how modules are configured.



# Chapter 42

## Voltage Reference (VREFV1)

### 42.1 Introduction

The VREFV1 Voltage Reference is intended to supply an accurate voltage output that can be trimmed in 0.5 mV steps. The VREFV1 can be used in applications to provide a reference voltage to external devices or used internally as a reference to analog peripherals such as the ADC, DAC, or CMP. The voltage reference has two operating modes that provide different levels of supply rejection and power consumption.

The following figure is a block diagram of the Voltage Reference.




Figure 42-1. Voltage reference block diagram

## 42.1.1 Overview

The Voltage Reference provides a buffered reference voltage with high output current for use as an external reference. In addition, the buffered reference is available internally for use with on chip peripherals such as ADCs and DACs. Refer to the chip configuration chapter for a description of these options. The reference voltage is output on a dedicated output pin when the VREF is enabled. The Voltage Reference output can be trimmed with a resolution of 0.5mV by means of the TRM register TRIM[5:0] bitfield.

## 42.1.2 Features

The Voltage Reference has the following features:

- Programmable trim register with 0.5 mV steps, automatically loaded with factory trimmed value upon reset
- Programmable buffer mode selection:
  - Off
  - Bandgap enabled/standby (output buffer disabled)
  - Tight-regulation buffer mode (output buffer enabled)
- 1.2 V output at room temperature
- Dedicated output pin, VREF\_OUT
- Load regulation in tight-regulation mode

## 42.1.3 Modes of Operation

The Voltage Reference continues normal operation in Run, Wait, and Stop modes. The Voltage Reference can also run in Very Low Power Run (VLPR), Very Low Power Wait (VLPW) and Very Low Power Stop (VLPS). The VREF regulator is not available in any Very Low Power modes and must be disabled (SC[REGEN]=0) before entering these modes. Note however that the accuracy of the output voltage will be reduced (by as much as several mVs) when the VREF regulator is not used.

**NOTE**

The assignment of module modes to core modes is chip-specific. For module-to-core mode assignments, see the chapter that describes how modules are configured.

**42.1.4 VREF Signal Descriptions**

The following table shows the Voltage Reference signals properties.

**Table 42-1. VREF Signal Descriptions**

Signal	Description	I/O
VREF_OUT	Internally-generated Voltage Reference output	O

**NOTE**

- In Disable mode, the status of the VREF\_OUT signal is high-impedence.


**42.2 Memory Map and Register Definition****VREF memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4007_4000	VREF Trim Register (VREF_TRM)	8	R/W	Undefined	<a href="#">42.2.1/1186</a>
4007_4001	VREF Status and Control Register (VREF_SC)	8	R/W	00h	<a href="#">42.2.2/1187</a>

### 42.2.1 VREF Trim Register (VREF\_TRM)

This register contains bits that contain the trim data for the Voltage Reference.

Address: VREF\_TRM is 4007\_4000h base + 0h offset = 4007\_4000h



\* Notes:

- x = Undefined at reset.

#### VREF\_TRM field descriptions

Field	Description
7 Reserved	This field is reserved. Upon reset this value is loaded with a factory trim value. This bit must always be written with the original reset value.
6 Reserved	This read-only field is reserved and always has the value zero.
5-0 TRIM	Trim bits Upon reset this value is loaded with a factory trim value. These bits change the resulting VREF by approximately ± 0.5 mV for each step. <b>NOTE:</b> Min = minimum and max = maximum voltage reference output. For minimum and maximum voltage reference output values, refer to the Data Sheet for this chip.  000000 Min .... .... 111111 Max

## 42.2.2 VREF Status and Control Register (VREF\_SC)

This register contains the control bits used to enable the internal voltage reference and to select the VREF mode to be used.

Address: VREF\_SC is 4007\_4000h base + 1h offset = 4007\_4001h

Bit	7	6	5	4	3	2	1	0
Read	VREFEN	REGEN	Reserved	0	0	VREFST	MODE_LV	
Write								
Reset	0	0	0	0	0	0	0	0

### VREF\_SC field descriptions

Field	Description
7 VREFEN	Internal Voltage Reference enable This bit is used to enable the bandgap reference within the Voltage Reference module. <b>NOTE:</b> After the VREF is enabled, turning off the clock to the VREF module via the corresponding clock gate register will not disable the VREF. VREF must be disabled via this VREFEN bit. 0 The module is disabled. 1 The module is enabled.
6 REGEN	Regulator enable This bit is used to enable the internal 1.75 V VREF regulator to produce a constant internal voltage supply in order to reduce the sensitivity to external supply noise and variation. The VREF regulator must not be enabled when entering VLPR, VLPW or VLPS modes. 0 Internal 1.75 V regulator is disabled. 1 Internal 1.75 V regulator is enabled.
5 Reserved	This field is reserved. This bit must always be written to zero.
4 Reserved	This read-only field is reserved and always has the value zero.
3 Reserved	This read-only field is reserved and always has the value zero.
2 VREFST	Internal Voltage Reference has settled This bit indicates that the bandgap reference within the Voltage Reference module has completed its startup and stabilization. 0 The bandgap is disabled or not ready. 1 The bandgap is ready.
1-0 MODE_LV	Buffer Mode selection These bits select the buffer modes for the Voltage Reference module.

Table continues on the next page...

## VREF\_SC field descriptions (continued)

Field	Description
00	Bandgap on only, for stabilization and startup
01	Reserved
10	Tight-regulation buffer enabled
11	Reserved

## 42.3 Functional Description

The Voltage Reference is a bandgap buffer system. Unity gain amplifiers are used.

The VREF\_OUT signal is available as an internal reference when it is enabled. A 100 nF capacitor must be connected between VREF\_OUT and VSSA.

The following table shows all possible function configurations of the Voltage Reference.

**Table 42-5. Voltage Reference function configurations**

SC[VREFEN]	SC[MODE_LV]	Configuration	Functionality
0	X	Voltage Reference disabled	Off
1	00	Voltage Reference enabled, only the VREF bandgap is on	Startup and standby
1	01	Reserved	Reserved
1	10	Voltage Reference enabled, VREF bandgap and tight-regulation buffer on	VREF_OUT available for internal and external use. 100 nF capacitor is required.
1	11	Reserved	Reserved

### 42.3.1 Voltage Reference Disabled, SC[VREFEN] = 0

When SC[VREFEN] = 0, the Voltage Reference is disabled, all bandgap and buffers are disabled. The Voltage Reference is in off mode.

### 42.3.2 Voltage Reference Enabled, SC[VREFEN] = 1

When SC[VREFEN] = 1, the Voltage Reference is enabled, and different modes can be set by the SC[MODE\_LV] bits.

### 42.3.2.1 SC[MODE\_LV]=00

The internal bandgap is enabled to generate an accurate 1.2 V output that can be trimmed with the TRM register's TRIM[5:0] bitfield. The bandgap requires some time for startup and stabilization. SC[VREFST] can be monitored to determine if the stabilization and startup is complete.

The output buffer is disabled in this mode, and there is no buffered voltage output. The Voltage Reference is in standby mode. If this mode is first selected and the tight regulation buffer mode is subsequently enabled, there will be a delay before the buffer output is settled at the final value. This is the buffer start up delay (T<sub>st</sub>) and the value is specified in the appropriate device data sheet.

### 42.3.2.2 SC[MODE\_LV] = 01

Reserved

### 42.3.2.3 SC[MODE\_LV] = 10

The tight regulation buffer is enabled to generate a buffered 1.2 V voltage to VREF\_OUT. If this mode is entered from the standby mode (SC[MODE\_LV] = 00, SC[VREFEN] = 1) there will be a delay before the buffer output is settled at the final value. This is the buffer start up delay (T<sub>st</sub>) and the value is specified in the appropriate device data sheet. If this mode is entered when the VREF module is enabled then you must wait the longer of T<sub>st</sub> or until SC[VREFST] = 1.

### 42.3.2.4 SC[MODE\_LV] = 11

Reserved

## 42.4 Initialization/Application Information

The Voltage Reference requires some time for startup and stabilization. After SC[VREFEN] = 1, SC[VREFST] can be monitored to determine if the stabilization and startup of the VREF bandgap is complete.

When the Voltage Reference is already enabled and stabilized, changing SC[MODE\_LV] will not clear SC[VREFST] but there will be some startup time before the output voltage at the VREF\_OUT pin has settled. This is the buffer start up delay (Tstup) and the value is specified in the appropriate device data sheet. Also, there will be some settling time when a step change of the load current is applied to the VREF\_OUT pin.

When the 1.75V VREF regulator is disabled, the VREF\_OUT voltage will be more sensitive to supply voltage variation. It is recommended to use this regulator to achieve optimum VREF\_OUT performance.

# Chapter 43

## Programmable Delay Block (PDB)

### 43.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The programmable delay block (PDB) provides controllable delays from either an internal or an external trigger, or a programmable interval tick, to the hardware trigger inputs of ADCs and/or generates the interval triggers to DACs, so that the precise timing between ADC conversions and/or DAC updates can be achieved. The PDB can optionally provide pulse outputs (Pulse-Out's) that are used as the sample window in the CMP block.

#### 43.1.1 Features

- Up to 15 trigger input sources and software trigger source
- Up to eight configurable PDB channels for ADC hardware trigger
  - One PDB channel is associated with one ADC.
  - One trigger output for ADC hardware trigger and up to eight pre-trigger outputs for ADC trigger select per PDB channel
  - Trigger outputs can be enabled or disabled independently.
  - One 16-bit delay register per pre-trigger output
  - Optional bypass of the delay registers of the pre-trigger outputs
  - Operation in One-Shot or Continuous modes

- Optional back-to-back mode operation, which enables the ADC conversions complete to trigger the next PDB channel
- One programmable delay interrupt
- One sequence error interrupt
- One channel flag and one sequence error flag per pre-trigger
- DMA support
- Up to eight DAC interval triggers
  - One interval trigger output per DAC
  - One 16-bit delay interval register per DAC trigger output
  - Optional bypass the delay interval trigger registers
  - Optional external triggers
- Up to eight pulse outputs (pulse-out's)
  - Pulse-out's can be enabled or disabled independently.
  - Programmable pulse width

### **NOTE**

The number of PDB input and output triggers are chip-specific. Refer to the Chip Configuration information for details.

## **43.1.2 Implementation**

In this chapter, the following letters refers to the number of output triggers.

- $N$  — Total available number of PDB channels.
- $n$  — PDB channel number, valid from 0 to  $N-1$ .
- $M$  — Total available pre-trigger per PDB channel.
- $m$  — Pre-trigger number, valid from 0 to  $M-1$ .
- $X$  — Total number of DAC interval triggers.
- $x$  — DAC interval trigger output number, valid from 0 to  $X-1$ .

- $Y$  — Total number of Pulse-Out's.
- $y$  — Pulse-Out number, valid value is 0 to  $Y-1$ .

### NOTE

The number of module output triggers to core are chip-specific. For module to core output triggers implementation, refer to the Chip Configuration information.

### 43.1.3 Back-to-back Acknowledgement Connections


PDB back-to-back operation acknowledgment connections are chip-specific. For implementation, refer to the Chip Configuration information.

### 43.1.4 DAC External Trigger Input Connections

The implementation of DAC external trigger inputs is chip-specific. Refer to the Chip Configuration information for details.

### 43.1.5 Block Diagram

This diagram illustrates the major components of the PDB.



**Figure 43-1. PDB Block Diagram**

In this diagram, only one PDB channel *n*, one DAC interval trigger *x*, and one Pulse-Out *y* is shown. The PDB enable control logic and the sequence error interrupt logic is not shown.

### 43.1.6 Modes of Operation

PDB ADC trigger operates in the following modes.

**Disabled:** Counter is off, all pre-trigger and trigger outputs are low if PDB is not in back-to-back operation of Bypass mode.

**Debug:** Counter is paused when processor is in debug mode, the counter for dac trigger also paused in Debug mode.

**Enabled One-Shot:** Counter is enabled and restarted at count zero upon receiving a positive edge on the selected trigger input source or software trigger is selected and SC[SWTRIG] is written with 1. In each PDB channel, an enabled pre-trigger asserts once per trigger input event; the trigger output asserts whenever any of pre-triggers is asserted.

**Enabled Continuous:** Counter is enabled and restarted at count zero. The counter is rolled over to zero again when the count reaches the value specified in the modulus register, and the counting is restarted. This enables a continuous stream of pre-triggers/trigger outputs as a result of a single trigger input event.

**Enabled Bypassed:** The pre-trigger and trigger outputs assert immediately after a positive edge on the selected trigger input source or software trigger is selected and SC[SWTRIG] is written with 1, that is the delay registers are bypassed. It is possible to bypass any one or more of the delay registers; therefore this mode can be used in conjunction with One-Shot or Continuous mode.

## 43.2 PDB Signal Descriptions

This table shows the detailed description of the external signal.

**Table 43-1. PDB Signal Descriptions**

Signal	Description	I/O
EXTRG	External trigger input source. If the PDB is enabled and external trigger input source is selected, a positive edge on the EXTRG signal resets and starts the counter.	I

## 43.3 Memory Map and Register Definition

## PDB memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_6000	Status and Control Register (PDB0_SC)	32	R/W	0000_0000h	43.3.1/ 1197
4003_6004	Modulus Register (PDB0_MOD)	32	R/W	0000_FFFFh	43.3.2/ 1200
4003_6008	Counter Register (PDB0_CNT)	32	R	0000_0000h	43.3.3/ 1200
4003_600C	Interrupt Delay Register (PDB0_IDLY)	32	R/W	0000_FFFFh	43.3.4/ 1201
4003_6010	Channel n Control Register 1 (PDB0_CH0C1)	32	R/W	0000_0000h	43.3.5/ 1201
4003_6014	Channel n Status Register (PDB0_CH0S)	32	w1c	0000_0000h	43.3.6/ 1202
4003_6018	Channel n Delay 0 Register (PDB0_CH0DLY0)	32	R/W	0000_0000h	43.3.7/ 1203
4003_601C	Channel n Delay 1 Register (PDB0_CH0DLY1)	32	R/W	0000_0000h	43.3.8/ 1204
4003_6038	Channel n Control Register 1 (PDB0_CH1C1)	32	R/W	0000_0000h	43.3.5/ 1201
4003_603C	Channel n Status Register (PDB0_CH1S)	32	w1c	0000_0000h	43.3.6/ 1202
4003_6040	Channel n Delay 0 Register (PDB0_CH1DLY0)	32	R/W	0000_0000h	43.3.7/ 1203
4003_6044	Channel n Delay 1 Register (PDB0_CH1DLY1)	32	R/W	0000_0000h	43.3.8/ 1204
4003_6060	Channel n Control Register 1 (PDB0_CH2C1)	32	R/W	0000_0000h	43.3.5/ 1201
4003_6064	Channel n Status Register (PDB0_CH2S)	32	w1c	0000_0000h	43.3.6/ 1202
4003_6068	Channel n Delay 0 Register (PDB0_CH2DLY0)	32	R/W	0000_0000h	43.3.7/ 1203
4003_606C	Channel n Delay 1 Register (PDB0_CH2DLY1)	32	R/W	0000_0000h	43.3.8/ 1204
4003_6088	Channel n Control Register 1 (PDB0_CH3C1)	32	R/W	0000_0000h	43.3.5/ 1201
4003_608C	Channel n Status Register (PDB0_CH3S)	32	w1c	0000_0000h	43.3.6/ 1202
4003_6090	Channel n Delay 0 Register (PDB0_CH3DLY0)	32	R/W	0000_0000h	43.3.7/ 1203
4003_6094	Channel n Delay 1 Register (PDB0_CH3DLY1)	32	R/W	0000_0000h	43.3.8/ 1204

Table continues on the next page...

## PDB memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_6150	DAC Interval Trigger n Control Register (PDB0_DACINTC0)	32	R/W	0000_0000h	43.3.9/ 1204
4003_6154	DAC Interval n Register (PDB0_DACINT0)	32	R/W	0000_0000h	43.3.10/ 1205
4003_6158	DAC Interval Trigger n Control Register (PDB0_DACINTC1)	32	R/W	0000_0000h	43.3.9/ 1204
4003_615C	DAC Interval n Register (PDB0_DACINT1)	32	R/W	0000_0000h	43.3.10/ 1205
4003_6190	Pulse-Out n Enable Register (PDB0_POEN)	32	R/W	0000_0000h	43.3.11/ 1205
4003_6194	Pulse-Out n Delay Register (PDB0_PO0DLY)	32	R/W	0000_0000h	43.3.12/ 1206
4003_6198	Pulse-Out n Delay Register (PDB0_PO1DLY)	32	R/W	0000_0000h	43.3.12/ 1206
4003_619C	Pulse-Out n Delay Register (PDB0_PO2DLY)	32	R/W	0000_0000h	43.3.12/ 1206
4003_61A0	Pulse-Out n Delay Register (PDB0_PO3DLY)	32	R/W	0000_0000h	43.3.12/ 1206

## 43.3.1 Status and Control Register (PDBx\_SC)

Addresses: PDB0\_SC is 4003\_6000h base + 0h offset = 4003\_6000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
R	0								LDMOD				PDBEIE		0				
W															SWTRIG				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
R	DMAEN		PRESCALER				TRGSEL				PDBEN		PDBIF	PDBIE	0	MULT		CONT	LDOK
W																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

## PDBx\_SC field descriptions

Field	Description
31–20 Reserved	This read-only field is reserved and always has the value zero.
19–18 LDMOD	<p>Load Mode Select</p> <p>Selects the mode to load the MOD, IDLY, CHnDLYm, INTx, and POyDLY registers, after 1 is written to LDOK.</p> <p>00 The internal registers are loaded with the values from their buffers immediately after 1 is written to LDOK.</p> <p>01 The internal registers are loaded with the values from their buffers when the PDB counter reaches the MOD register value after 1 is written to LDOK.</p> <p>10 The internal registers are loaded with the values from their buffers when a trigger input event is detected after 1 is written to LDOK.</p> <p>11 The internal registers are loaded with the values from their buffers when either the PDB counter reaches the MOD register value or a trigger input event is detected, after 1 is written to LDOK.</p>
17 PDBEIE	<p>PDB Sequence Error Interrupt Enable</p> <p>This bit enables the PDB sequence error interrupt. When this bit is set, any of the PDB channel sequence error flags generates a PDB sequence error interrupt.</p> <p>0 PDB sequence error interrupt disabled.</p> <p>1 PDB sequence error interrupt enabled.</p>
16 SWTRIG	<p>Software Trigger</p> <p>When PDB is enabled and the software trigger is selected as the trigger input source, writing 1 to this bit reset and restarts the counter. Writing 0 to this bit has no effect. Reading this bit results 0.</p>
15 DMAEN	<p>DMA Enable</p> <p>When DMA is enabled, the PDBIF flag generates a DMA request instead of an interrupt.</p> <p>0 DMA disabled</p> <p>1 DMA enabled</p>
14–12 PRESCALER	<p>Prescaler Divider Select</p> <p>000 Counting uses the peripheral clock divided by multiplication factor selected by MULT.</p> <p>001 Counting uses the peripheral clock divided by twice of the multiplication factor selected by MULT.</p> <p>010 Counting uses the peripheral clock divided by four times of the multiplication factor selected by MULT.</p> <p>011 Counting uses the peripheral clock divided by eight times of the multiplication factor selected by MULT.</p> <p>100 Counting uses the peripheral clock divided by 16 times of the multiplication factor selected by MULT.</p> <p>101 Counting uses the peripheral clock divided by 32 times of the multiplication factor selected by MULT.</p> <p>110 Counting uses the peripheral clock divided by 64 times of the multiplication factor selected by MULT.</p> <p>111 Counting uses the peripheral clock divided by 128 times of the multiplication factor selected by MULT.</p>
11–8 TRGSEL	Trigger Input Source Select

*Table continues on the next page...*

## PDBx\_SC field descriptions (continued)

Field	Description
	<p>Selects the trigger input source for the PDB. The trigger input source can be internal or external (EXTRG pin), or the software trigger.</p> <p>0000 Trigger-In 0 is selected  0001 Trigger-In 1 is selected  0010 Trigger-In 2 is selected  0011 Trigger-In 3 is selected  0100 Trigger-In 4 is selected  0101 Trigger-In 5 is selected  0110 Trigger-In 6 is selected  0111 Trigger-In 7 is selected  1000 Trigger-In 8 is selected  1001 Trigger-In 9 is selected  1010 Trigger-In 10 is selected  1011 Trigger-In 11 is selected  1100 Trigger-In 12 is selected  1101 Trigger-In 13 is selected  1110 Trigger-In 14 is selected  1111 Software trigger is selected</p>
7 PDBEN	<p>PDB Enable</p> <p>0 PDB disabled. Counter is off.  1 PDB enabled</p>
6 PDBIF	<p>PDB Interrupt Flag</p> <p>This bit is set when the counter value is equal to the IDLY register. Writing zero clears this bit.</p>
5 PDBIE	<p>PDB Interrupt Enable.</p> <p>This bit enables the PDB interrupt. When this bit is set and DMAEN is cleared, PDBIF generates a PDB interrupt.</p> <p>0 PDB interrupt disabled  1 PDB interrupt enabled</p>
4 Reserved	<p>This read-only field is reserved and always has the value zero.</p>
3–2 MULT	<p>Multiplication Factor Select for Prescaler</p> <p>This bit selects the multiplication factor of the prescaler divider for the counter clock.</p> <p>00 Multiplication factor is 1  01 Multiplication factor is 10  10 Multiplication factor is 20  11 Multiplication factor is 40</p>
1 CONT	<p>Continuous Mode Enable</p> <p>This bit enables the PDB operation in Continuous mode.</p> <p>0 PDB operation in One-Shot mode  1 PDB operation in Continuous mode</p>


*Table continues on the next page...*

**PDBx\_SC field descriptions (continued)**

Field	Description
0 LDOK	<p>Load OK</p> <p>Writing 1 to this bit updates the internal registers of MOD, IDLY, CHnDLYm, DACINTx, and POyDLY with the values written to their buffers. The MOD, IDLY, CHnDLYm, DACINTx, and POyDLY will take effect according to the LDMOD.</p> <p>After 1 is written to LDOK bit, the values in the buffers of above registers are not effective and the buffers cannot be written until the values in buffers are loaded into their internal registers.</p> <p>LDOK can be written only when PDBEN is set or it can be written at the same time with PDBEN being written to 1. It is automatically cleared when the values in buffers are loaded into the internal registers or the PDBEN is cleared. Writing 0 to it has no effect.</p>

**43.3.2 Modulus Register (PDBx\_MOD)**

Addresses: PDB0\_MOD is 4003\_6000h base + 4h offset = 4003\_6004h




**PDBx\_MOD field descriptions**

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 MOD	<p>PDB Modulus.</p> <p>These bits specify the period of the counter. When the counter reaches this value, it will be reset back to zero. If the PDB is in Continuous mode, the count begins anew. Reading these bits returns the value of internal register that is effective for the current cycle of PDB.</p>

**43.3.3 Counter Register (PDBx\_CNT)**

Addresses: PDB0\_CNT is 4003\_6000h base + 8h offset = 4003\_6008h



### PDBx\_CNT field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 CNT	PDB Counter These read-only bits contain the current value of the counter.

### 43.3.4 Interrupt Delay Register (PDBx\_IDLY)

Addresses: PDB0\_IDLY is 4003\_6000h base + Ch offset = 4003\_600Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																IDLY															
W	0																1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

### PDBx\_IDLY field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 IDLY	PDB Interrupt Delay These bits specify the delay value to schedule the PDB interrupt. It can be used to schedule an independent interrupt at some point in the PDB cycle. If enabled, a PDB interrupt is generated, when the counter is equal to the IDLY. Reading these bits returns the value of internal register that is effective for the current cycle of the PDB.

### 43.3.5 Channel n Control Register 1 (PDBx\_CHC1)

Each PDB channel has one Control Register, CHnC1. The bits in this register control the functionality of each PDB channel operation.

Addresses: PDB0\_CH0C1 is 4003\_6000h base + 10h offset = 4003\_6010h

PDB0\_CH1C1 is 4003\_6000h base + 38h offset = 4003\_6038h

PDB0\_CH2C1 is 4003\_6000h base + 60h offset = 4003\_6060h

PDB0\_CH3C1 is 4003\_6000h base + 88h offset = 4003\_6088h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								BB								TOS								EN							
W	0								1								1								1							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**PDBx\_CHnC1 field descriptions**

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 BB	<p>PDB Channel Pre-Trigger Back-to-Back Operation Enable</p> <p>These bits enable the PDB ADC pre-trigger operation as back-to-back mode. Only lower M pre-trigger bits are implemented in this MCU. Back-to-back operation enables the ADC conversions complete to trigger the next PDB channel pre-trigger and trigger output, so that the ADC conversions can be triggered on next set of configuration and results registers. Application code must only enable the back-to-back operation of the PDB pre-triggers at the leading of the back-to-back connection chain.</p> <p>0 PDB channel's corresponding pre-trigger back-to-back operation disabled. 1 PDB channel's corresponding pre-trigger back-to-back operation enabled.</p>
15–8 TOS	<p>PDB Channel Pre-Trigger Output Select</p> <p>These bits select the PDB ADC pre-trigger outputs. Only lower M pre-trigger bits are implemented in this MCU.</p> <p>0 PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1. 1 PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1.</p>
7–0 EN	<p>PDB Channel Pre-Trigger Enable</p> <p>These bits enable the PDB ADC pre-trigger outputs. Only lower M pre-trigger bits are implemented in this MCU.</p> <p>0 PDB channel's corresponding pre-trigger disabled. 1 PDB channel's corresponding pre-trigger enabled.</p>


**43.3.6 Channel n Status Register (PDBx\_CHS)**

Addresses: PDB0\_CH0S is 4003\_6000h base + 14h offset = 4003\_6014h

PDB0\_CH1S is 4003\_6000h base + 3Ch offset = 4003\_603Ch

PDB0\_CH2S is 4003\_6000h base + 64h offset = 4003\_6064h

PDB0\_CH3S is 4003\_6000h base + 8Ch offset = 4003\_608Ch



## PDBx\_CHnS field descriptions

Field	Description
31–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 CF	PDB Channel Flags The CF[m] bit is set when the PDB counter matches the CHnDLYm. Write 0 to clear these bits.
15–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 ERR	PDB Channel Sequence Error Flags Only the lower M bits are implemented in this MCU.  0 Sequence error not detected on PDB channel's corresponding pre-trigger. 1 Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 1's to clear the sequence error flags.

## 43.3.7 Channel n Delay 0 Register (PDBx\_CHDLY0)

Addresses: PDB0\_CH0DLY0 is 4003\_6000h base + 18h offset = 4003\_6018h

PDB0\_CH1DLY0 is 4003\_6000h base + 40h offset = 4003\_6040h

PDB0\_CH2DLY0 is 4003\_6000h base + 68h offset = 4003\_6068h

PDB0\_CH3DLY0 is 4003\_6000h base + 90h offset = 4003\_6090h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																DLY															
W	0																DLY															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## PDBx\_CHnDLY0 field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 DLY	PDB Channel Delay These bits specify the delay value for the channel's corresponding pre-trigger. The pre-trigger asserts when the counter is equal to DLY. Reading these bits returns the value of internal register that is effective for the current PDB cycle.


### 43.3.8 Channel n Delay 1 Register (PDBx\_CHDLY1)

Addresses: PDB0\_CH0DLY1 is 4003\_6000h base + 1Ch offset = 4003\_601Ch

PDB0\_CH1DLY1 is 4003\_6000h base + 44h offset = 4003\_6044h

PDB0\_CH2DLY1 is 4003\_6000h base + 6Ch offset = 4003\_606Ch

PDB0\_CH3DLY1 is 4003\_6000h base + 94h offset = 4003\_6094h




**PDBx\_CHnDLY1 field descriptions**

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 DLY	PDB Channel Delay  These bits specify the delay value for the channel's corresponding pre-trigger. The pre-trigger asserts when the counter is equal to DLY. Reading these bits returns the value of internal register that is effective for the current PDB cycle.

### 43.3.9 DAC Interval Trigger n Control Register (PDBx\_DACINTCn)

Addresses: PDB0\_DACINTC0 is 4003\_6000h base + 150h offset = 4003\_6150h

PDB0\_DACINTC1 is 4003\_6000h base + 158h offset = 4003\_6158h



**PDBx\_DACINTCn field descriptions**

Field	Description
31–2 Reserved	This read-only field is reserved and always has the value zero.
1 EXT	DAC External Trigger Input Enable  This bit enables the external trigger for DAC interval counter.

*Table continues on the next page...*

## PDBx\_DACINTCn field descriptions (continued)

Field	Description
	0 DAC external trigger input disabled. DAC interval counter is reset and started counting when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1. 1 DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger.
0 TOE	DAC Interval Trigger Enable This bit enables the DAC interval trigger. 0 DAC interval trigger disabled. 1 DAC interval trigger enabled.

## 43.3.10 DAC Interval n Register (PDBx\_DACINTn)

Addresses: PDB0\_DACINT0 is 4003\_6000h base + 154h offset = 4003\_6154h

PDB0\_DACINT1 is 4003\_6000h base + 15Ch offset = 4003\_615Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																INT															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

## PDBx\_DACINTn field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 INT	DAC Interval These bits specify the interval value for DAC interval trigger. DAC interval trigger triggers DAC[1:0] update when the DAC interval counter is equal to the DACINT. Reading these bits returns the value of internal register that is effective for the current PDB cycle.

## 43.3.11 Pulse-Out n Enable Register (PDBx\_POEN)

Addresses: PDB0\_POEN is 4003\_6000h base + 190h offset = 4003\_6190h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																POEN															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**PDBx\_POEN field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 POEN	<p>PDB Pulse-Out Enable</p> <p>These bits enable the pulse output. Only lower Y bits are implemented in this MCU.</p> <p>0 PDB Pulse-Out disabled 1 PDB Pulse-Out enabled</p>


**43.3.12 Pulse-Out n Delay Register (PDBx\_PODLY)**

Addresses: PDB0\_PO0DLY is 4003\_6000h base + 194h offset = 4003\_6194h

PDB0\_PO1DLY is 4003\_6000h base + 198h offset = 4003\_6198h

PDB0\_PO2DLY is 4003\_6000h base + 19Ch offset = 4003\_619Ch

PDB0\_PO3DLY is 4003\_6000h base + 1A0h offset = 4003\_61A0h



**PDBx\_POnDLY field descriptions**

Field	Description
31–16 DLY1	<p>PDB Pulse-Out Delay 1</p> <p>These bits specify the delay 1 value for the PDB Pulse-Out. Pulse-Out goes high when the PDB counter is equal to the DLY1. Reading these bits returns the value of internal register that is effective for the current PDB cycle.</p>
15–0 DLY2	<p>PDB Pulse-Out Delay 2</p> <p>These bits specify the delay 2 value for the PDB Pulse-Out. Pulse-Out goes low when the PDB counter is equal to the DLY2. Reading these bits returns the value of internal register that is effective for the current PDB cycle.</p>

**43.4 Functional Description**


### 43.4.1 PDB Pre-trigger and Trigger Outputs

The PDB contains a counter whose output is compared against several different digital values. If the PDB is enabled, a trigger input event will reset the counter and make it start to count. A trigger input event is defined as a rising edge being detected on selected trigger input source or software trigger being selected and SC[SWTRIG] is written with 1. For each channel, delay  $m$  determines the time between assertion of the trigger input event to the point at which changes in the pre-trigger  $m$  output signal is initiated. The time is defined as:

- Trigger input event to pre-trigger  $m = (\text{prescaler} \times \text{multiplication factor} \times \text{delay } m) + 2$  peripheral clock cycles
- Add one additional peripheral clock cycle to determine the time at which the channel trigger output change.

Each channel is associated with one ADC block. PDB channel  $n$  pre-trigger outputs 0 to  $M$  and trigger output is connected to ADC hardware trigger select and hardware trigger inputs. The pre-triggers are used to precondition the ADC block prior to the actual trigger. The ADC contains  $M$  sets of configuration and result registers, allowing it to operate in a ping-pong fashion, alternating conversions between  $M$  different analog sources. The pre-trigger outputs are used to specify which signal will be sampled next. When pre-trigger  $m$  is asserted, the ADC conversion is triggered with set  $m$  of the configuration and result registers.

The waveforms shown in the following diagram illuminate the pre-trigger and trigger outputs of PDB channel  $n$ . The delays can be independently set via the CH $n$ DLY $m$  registers. And the pre-triggers can be enabled or disabled in CH $n$ C1[EN[ $m$ ]].



**Figure 43-74. Pre-trigger and Trigger Outputs**

The delay in CH $n$ DLY $m$  register can be optionally bypassed, if CH $n$ C1[TOS[ $m$ ]] is cleared. In this case, when the trigger input event occurs, the pre-trigger  $m$  is asserted after two peripheral clock cycles.

The PDB can be configured in back-to-back (B2B) operation. B2B operation enables the ADC conversions complete to trigger the next PDB channel pre-trigger and trigger outputs, so that the ADC conversions can be triggered on next set of configuration and results registers. When B2B is enabled by setting  $CHnC1[BB[m]]$ , the delay  $m$  is ignored and the pre-trigger  $m$  is asserted two peripheral cycles after the acknowledgment  $m$  is received. The acknowledgment connections in this MCU is described in [Back-to-back Acknowledgement Connections](#).

When an ADC conversion, which is triggered by one of the pre-triggers from PDB channel  $n$ , is in progress and  $ADCnSC1[COCO]$  is not set, a new trigger from PDB channel  $n$  pre-trigger  $m$  cannot be accepted by  $ADCn$ . Therefore every time when one PDB channel  $n$  pre-trigger and trigger output starts an ADC conversion, an internal lock associated with the corresponding pre-trigger is activated. The lock becomes inactive when the corresponding  $ADCnSC1[COCO]$  is set, or the corresponding PDB pre-trigger is disabled, or the PDB is disabled. The channel  $n$  trigger output is suppressed when any of the locks of the pre-triggers in channel  $n$  is active. If a new pre-trigger  $m$  asserts when there is active lock in the PDB channel  $n$ , a register flag bit,  $CHnS[ERR[m]]$ , associated with the pre-trigger  $m$  is set. If  $SC[PDBEIE]$  is set, the sequence error interrupt is generated. Sequence error is typically happened because the delay  $m$  is set too short and the pre-trigger  $m$  asserts before the previous triggered ADC conversion is completed.

When the PDB counter reaches the value set in IDLY register, the  $SC[PDBIF]$  flag is set. A PDB interrupt can be generated if  $SC[PDBIE]$  is set and  $SC[DMAEN]$  is cleared. If  $SC[DMAEN]$  is set, PDB requests a DMA transfer when  $SC[PDBIF]$  is set.

The modulus value in MOD register, is used to reset the counter back to zero at the end of the count. If  $SC[CONT]$  bit is set, the counter will then resume a new count. Otherwise, the counter operation will cease until the next trigger input event occurs.

### 43.4.2 PDB Trigger Input Source Selection

The PDB has up to 15 trigger input sources, namely Trigger-In 0 to 14. They are connected to on-chip or off-chip event sources. The PDB can be triggered by software through the  $SC[SWTRIG]$ .  $SC[TRIGSEL]$  bits select the active trigger input source or software trigger.


For the trigger input sources implemented in this MCU, refer to Chip Configuration information.

### 43.4.3 DAC Interval Trigger Outputs

PDB can generate the interval triggers for DACs to update their outputs periodically. DAC interval counter  $x$  is reset and started when a trigger input event occurs if  $\text{DACINTCx}[\text{EXT}]$  is cleared. When the interval counter  $x$  is equal to the value set in  $\text{DACINTx}$  register, the DAC interval trigger  $x$  output generates a pulse of one peripheral clock cycle width to update the  $\text{DACx}$ . If  $\text{DACINTCx}[\text{EXT}]$  is set, the DAC interval counter is bypassed and the interval trigger output  $x$  generates a pulse following the detection of a rising edge on the DAC external trigger input. The counter and interval trigger can be disabled by clearing the  $\text{DACINTCx}[\text{TOE}]$ .

DAC interval counters are also reset when the PDB counter reaches the MOD register value, therefore when the PDB counter rolls over to zero, the DAC interval counters starts anew.

Together, the DAC interval trigger pulse and the ADC pre-trigger/trigger pulses allow precise timing of DAC updates and ADC measurements. This is outlined in the typical use case described in the following diagram.



**Figure 43-75. PDB ADC Triggers and DAC Interval Triggers Use Case**

#### NOTE

Because the DAC interval counters share the prescaler with PDB counter, PDB must be enabled if the DAC interval trigger outputs are used in the applications.

### 43.4.4 Pulse-Out's

PDB can generate pulse outputs of configurable width. When PDB counter reaches the value set in POyDLY[DLY1], the Pulse-Out goes high; when the counter reaches POyDLY[DLY2], it goes low. POyDLY[DLY2] can be set either greater or less than POyDLY[DLY1].

Because the PDB counter is shared by both ADC pre-trigger/trigger outputs and Pulse-Out generation, they have the same time base.

The pulse-out connections implemented in this MCU are described in the device's Chip Configuration details.

### 43.4.5 Updating the Delay Registers

The following registers control the timing of the PDB operation; and in some of the applications, they may need to become effective at the same time.

- PDB Modulus Register (MOD)
- PDB Interrupt Delay Register (IDLY)
- PDB Channel *n* Delay *m* Register (CH*n*DLY*m*)
- DAC Interval *x* Register (DACINT*x*)
- PDB Pulse-Out *y* Delay Register (POyDLY)

The internal registers of them are buffered and any values written to them are written first to their buffers. The circumstances that cause their internal registers to be updated with the values from the buffers are summarized as below table.

**Table 43-76. Circumstances of Update to the Delay Registers**

SC[LDMOD]	Update to the Delay Registers
00	The internal registers are loaded with the values from their buffers immediately after 1 is written to SC[LDOK].
01	The PDB counter reaches the MOD register value after 1 is written to SC[LDOK].
10	A trigger input event is detected after 1 is written to SC[LDOK].
11	Either the PDB counter reaches the MOD register value, or a trigger input event is detected, after 1 is written to SC[LDOK].

After 1 is written to SC[LDOK], the buffers cannot be written until the values in buffers are loaded into their internal registers. SC[LDOK] is self-cleared when the internal registers are loaded, so the application code can read it to determine the updates of the internal registers.

The following diagrams show the cases of the internal registers being updated with SC[LDMOD] is 00 and x1.




Figure 43-76. Registers Update with SC[LDMOD] = 00




Figure 43-77. Registers Update with SC[LDMOD] = x1

## 43.4.6 Interrupts

PDB can generate two interrupts, PDB interrupt and PDB sequence error interrupt. The following table summarizes the interrupts.

Table 43-77. PDB Interrupt Summary

Interrupt	Flags	Enable Bit
PDB Interrupt	SC[PDBIF]	SC[PDBIE] = 1 and SC[DMAEN] = 0
PDB Sequence Error Interrupt	CHnS[ERRm]	SC[PDBEIE] = 1

### 43.4.7 DMA

If SC[DMAEN] is set, PDB can generate DMA transfer request when SC[PDBIF] is set. When DMA is enabled, the PDB interrupt will not be issued.

## 43.5 Application Information

### 43.5.1 Impact of Using the Prescaler and Multiplication Factor on Timing Resolution

Use of prescaler and multiplication factor greater than 1 limits the count/delay accuracy in terms of peripheral clock cycles (to the modulus of the prescaler X multiplication factor). If the multiplication factor is set to 1 and the prescaler is set to 2 then the only values of total peripheral clocks that can be detected are even values; if prescaler is set to 4 then the only values of total peripheral clocks that can be decoded as detected are mod(4) and so forth. If the applications need a really long delay value and use 128, then the resolution would be limited to 128 peripheral clock cycles.

Therefore, use the lowest possible prescaler and multiplication factor for a given application.

# Chapter 44

## FlexTimer (FTM)

### 44.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The FlexTimer Module (FTM) is a two to eight channel timer which supports input capture, output compare, and the generation of PWM signals to control electric motor and power management applications. The FTM time reference is a 16-bit counter that can be used as an unsigned or signed counter.

#### 44.1.1 FlexTimer Philosophy

The FlexTimer is built upon a very simple timer (HCS08 Timer PWM Module – TPM) used for many years on Freescales 8 bit microcontrollers. The FlexTimer extends the functionality to meet the demands of motor control, digital lighting solutions and power conversion yet providing low cost and backwards compatibility with the TPM module.

Several key enhancements are made; signed up counter, deadtime insertion hardware, fault control inputs, enhanced triggering functionality and initialization and polarity control.

All the features common with the TPM module have fully backwards compatible register assignments and the FlexTimer can use code on the same core platform without change to perform the same functions.

Motor control and power conversion features have been added through a dedicated set of registers and defaults turn off all new features. The new features such as hardware deadtime insertion, polarity, fault control and output forcing and masking greatly reduce loading on the execution software and are usually each controlled by a group of registers.

FlexTimer input triggers can be from comparators, ADC or other sub modules to initiate timer functions automatically. These triggers can be linked in a variety of ways during integration of the sub modules so please note carefully the options available for used FlexTimer configuration.

Several FlexTimers may be synchronized to provide a larger timer with their counters incrementing in unison, assuming the initialization, the input clocks, the initial and final counting values are the same in each FlexTimer.

All main user access registers are buffered to ease the load on the executing software. A number of trigger options exist to determine which registers are updated with this user defined data.

### 44.1.2 Features

The FTM features include:

- FTM source clock is selectable
  - Source clock can be the system clock, the fixed frequency clock, or an external clock
  - Fixed frequency clock is an additional clock input to allow the selection of an on chip clock source other than the system clock
  - Selecting external clock connects FTM clock to a chip level input pin therefore allowing to synchronize the FTM counter with an off chip clock source
- Prescaler divide-by 1, 2, 4, 8, 16, 32, 64, or 128
- FTM has a 16-bit counter
  - It can be a free-running counter or a counter with initial and final value
  - The counting can be up or up-down
- Each channel can be configured for input capture, output compare, or edge-aligned PWM mode
- In input capture mode
  - the capture can occur on rising edges, falling edges or both edges
  - an input filter can be selected for some channels
- In output compare mode the output signal can be set, cleared, or toggled on match
- All channels can be configured for center-aligned PWM mode

- Each pair of channels can be combined to generate a PWM signal (with independent control of both edges of PWM signal)
- The FTM channels can operate as pairs with equal outputs, pairs with complementary outputs, or independent channels (with independent outputs)
- The deadtime insertion is available for each complementary pair
- Generation of triggers (match trigger)
- Software control of PWM outputs
- Up to 4 fault inputs for global fault control
- The polarity of each channel is configurable
- The generation of an interrupt per channel
- The generation of an interrupt when the counter overflows
- The generation of an interrupt when the fault condition is detected
- Synchronized loading of write buffered FTM registers
- Write protection for critical registers
- Backwards compatible with TPM
- Testing of input captures for a stuck at zero and one conditions
- Dual edge capture for pulse and period width measurement
- Quadrature decoder with input filters, relative position counting and interrupt on position count or capture of position count on external event

### 44.1.3 Modes of Operation

When the MCU is in an active BDM mode, the FTM temporarily suspends all counting until the MCU returns to normal user operating mode. During stop mode, all FTM input clocks are stopped, so the FTM is effectively disabled until clocks resume. During wait mode, the FTM continues to operate normally. If the FTM does not need to produce a real time reference or provide the interrupt sources needed to wake the MCU from wait mode, the power can then be saved by disabling FTM functions before entering wait mode.

## 44.1.4 Block Diagram

The FTM uses one input/output (I/O) pin per channel, CHn (FTM channel (n)) where n is the channel number (0–7).

The following figure shows the FTM structure. The central component of the FTM is the 16-bit counter with programmable initial and final values and its counting can be up or up-down.




Figure 44-1. FTM Block Diagram

## 44.2 FTM Signal Descriptions

Table 44-1 shows the user-accessible signals for the FTM.

**Table 44-1. FTM Signal Descriptions**

Signal	Description	I/O
EXTCLK	External clock. FTM external clock can be selected to drive the FTM counter.	I
CHn	FTM channel (n), where n can be 7-0	I/O
FAULTj	Fault input (j), where j can be 3-0	I
PHA	Quadrature decoder phase A input. Input pin associated with quadrature decoder phase A.	I
PHB	Quadrature decoder phase B input. Input pin associated with quadrature decoder phase B.	I

### 44.2.1 EXTCLK — FTM External Clock

The external clock input signal is used as the FTM counter clock if selected by CLKS[1:0] bits in the SC register. This clock signal must not exceed 1/4 of system clock frequency. The FTM counter prescaler selection and settings are also used when an external clock is selected.

### 44.2.2 CHn — FTM Channel (n) I/O Pin

Each FTM channel can be configured to operate either as input or output. The direction associated with each channel, input or output, is selected according to the mode assigned for that channel.

### 44.2.3 FAULTj — FTM Fault Input

The fault input signals are used to control the CHn channel output state. If a fault is detected, the FAULTj signal is asserted and the channel output is put in a safe state. The behavior of the fault logic is defined by the FAULTM[1:0] control bits in the MODE register and FAULTEN bit in the COMBINEm register. Note that each FAULTj input may affect all channels selectively since FAULTM[1:0] and FAULTEN control bits are

defined for each pair of channels. Since there are several FAULTj inputs, maximum of 4 for the FTM module, each one of these inputs is activated by the FAULTjEN bit in the FLTCTRL register.

#### 44.2.4 PHA — FTM Quadrature Decoder Phase A Input

The quadrature decoder phase A input is used as the quadrature decoder mode is selected. The phase A input signal is one of the signals that control the FTM counter increment or decrement in the quadrature decoder mode ([Quadrature Decoder Mode](#)).

#### 44.2.5 PHB — FTM Quadrature Decoder Phase B Input

The quadrature decoder phase B input is used as the quadrature decoder mode is selected. The phase B input signal is one of the signals that control the FTM counter increment or decrement in the quadrature decoder mode ([Quadrature Decoder Mode](#)).

### 44.3 Memory Map and Register Definition

This section provides a detailed description of all FTM registers.

#### 44.3.1 Module Memory Map

This section presents a high-level summary of the FTM registers and how they are mapped.

The first set has the original TPM registers.

The second set has the FTM specific registers. Any second set registers (or bits within these registers) that are used by an unavailable function in the FTM configuration remain in the memory map and in the reset value, so they have no active function.

#### Note

Do not write to the FTM specific registers (second set registers) when FTMEN = 0.

## 44.3.2 Register Descriptions

This section consists of register descriptions in address order.

Accesses to reserved addresses result in transfer errors. Registers for absent channels are considered reserved.

**FTM memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_8000	Status and Control (FTM0_SC)	32	R/W	0000_0000h	<a href="#">44.3.3/1228</a>
4003_8004	Counter (FTM0_CNT)	32	R/W	0000_0000h	<a href="#">44.3.4/1229</a>
4003_8008	Modulo (FTM0_MOD)	32	R/W	0000_0000h	<a href="#">44.3.5/1230</a>
4003_800C	Channel (n) Status and Control (FTM0_C0SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
4003_8010	Channel (n) Value (FTM0_C0V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
4003_8014	Channel (n) Status and Control (FTM0_C1SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
4003_8018	Channel (n) Value (FTM0_C1V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
4003_801C	Channel (n) Status and Control (FTM0_C2SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
4003_8020	Channel (n) Value (FTM0_C2V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
4003_8024	Channel (n) Status and Control (FTM0_C3SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
4003_8028	Channel (n) Value (FTM0_C3V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
4003_802C	Channel (n) Status and Control (FTM0_C4SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
4003_8030	Channel (n) Value (FTM0_C4V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
4003_8034	Channel (n) Status and Control (FTM0_C5SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
4003_8038	Channel (n) Value (FTM0_C5V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
4003_803C	Channel (n) Status and Control (FTM0_C6SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>

*Table continues on the next page...*

## FTM memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_8040	Channel (n) Value (FTM0_C6V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
4003_8044	Channel (n) Status and Control (FTM0_C7SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
4003_8048	Channel (n) Value (FTM0_C7V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
4003_804C	Counter Initial Value (FTM0_CNTIN)	32	R/W	0000_0000h	<a href="#">44.3.8/1235</a>
4003_8050	Capture and Compare Status (FTM0_STATUS)	32	R/W	0000_0000h	<a href="#">44.3.9/1235</a>
4003_8054	Features Mode Selection (FTM0_MODE)	32	R/W	0000_0004h	<a href="#">44.3.10/1238</a>
4003_8058	Synchronization (FTM0_SYNC)	32	R/W	0000_0000h	<a href="#">44.3.11/1239</a>
4003_805C	Initial State for Channels Output (FTM0_OUTINIT)	32	R/W	0000_0000h	<a href="#">44.3.12/1242</a>
4003_8060	Output Mask (FTM0_OUTMASK)	32	R/W	0000_0000h	<a href="#">44.3.13/1243</a>
4003_8064	Function for Linked Channels (FTM0_COMBINE)	32	R/W	0000_0000h	<a href="#">44.3.14/1245</a>
4003_8068	Deadtime Insertion Control (FTM0_DEADTIME)	32	R/W	0000_0000h	<a href="#">44.3.15/1250</a>
4003_806C	FTM External Trigger (FTM0_EXTTRIG)	32	R/W	0000_0000h	<a href="#">44.3.16/1251</a>
4003_8070	Channels Polarity (FTM0_POL)	32	R/W	0000_0000h	<a href="#">44.3.17/1253</a>
4003_8074	Fault Mode Status (FTM0_FMS)	32	R/W	0000_0000h	<a href="#">44.3.18/1255</a>
4003_8078	Input Capture Filter Control (FTM0_FILTER)	32	R/W	0000_0000h	<a href="#">44.3.19/1257</a>
4003_807C	Fault Control (FTM0_FLTCTRL)	32	R/W	0000_0000h	<a href="#">44.3.20/1259</a>
4003_8080	Quadrature Decoder Control and Status (FTM0_QDCTRL)	32	R/W	0000_0000h	<a href="#">44.3.21/1261</a>
4003_8084	Configuration (FTM0_CONF)	32	R/W	0000_0000h	<a href="#">44.3.22/1263</a>
4003_8088	FTM Fault Input Polarity (FTM0_FLTPOL)	32	R/W	0000_0000h	<a href="#">44.3.23/1264</a>
4003_808C	Synchronization Configuration (FTM0_SYNCONF)	32	R/W	0000_0000h	<a href="#">44.3.24/1266</a>

Table continues on the next page...

## FTM memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_8090	FTM Inverting Control (FTM0_INVCTRL)	32	R/W	0000_0000h	44.3.25/ 1268
4003_8094	FTM Software Output Control (FTM0_SWOCTRL)	32	R/W	0000_0000h	44.3.26/ 1269
4003_8098	FTM PWM Load (FTM0_PWMLOAD)	32	R/W	0000_0000h	44.3.27/ 1272
4003_9000	Status and Control (FTM1_SC)	32	R/W	0000_0000h	44.3.3/ 1228
4003_9004	Counter (FTM1_CNT)	32	R/W	0000_0000h	44.3.4/ 1229
4003_9008	Modulo (FTM1_MOD)	32	R/W	0000_0000h	44.3.5/ 1230
4003_900C	Channel (n) Status and Control (FTM1_C0SC)	32	R/W	0000_0000h	44.3.6/ 1231
4003_9010	Channel (n) Value (FTM1_C0V)	32	R/W	0000_0000h	44.3.7/ 1234
4003_9014	Channel (n) Status and Control (FTM1_C1SC)	32	R/W	0000_0000h	44.3.6/ 1231
4003_9018	Channel (n) Value (FTM1_C1V)	32	R/W	0000_0000h	44.3.7/ 1234
4003_901C	Channel (n) Status and Control (FTM1_C2SC)	32	R/W	0000_0000h	44.3.6/ 1231
4003_9020	Channel (n) Value (FTM1_C2V)	32	R/W	0000_0000h	44.3.7/ 1234
4003_9024	Channel (n) Status and Control (FTM1_C3SC)	32	R/W	0000_0000h	44.3.6/ 1231
4003_9028	Channel (n) Value (FTM1_C3V)	32	R/W	0000_0000h	44.3.7/ 1234
4003_902C	Channel (n) Status and Control (FTM1_C4SC)	32	R/W	0000_0000h	44.3.6/ 1231
4003_9030	Channel (n) Value (FTM1_C4V)	32	R/W	0000_0000h	44.3.7/ 1234
4003_9034	Channel (n) Status and Control (FTM1_C5SC)	32	R/W	0000_0000h	44.3.6/ 1231
4003_9038	Channel (n) Value (FTM1_C5V)	32	R/W	0000_0000h	44.3.7/ 1234
4003_903C	Channel (n) Status and Control (FTM1_C6SC)	32	R/W	0000_0000h	44.3.6/ 1231
4003_9040	Channel (n) Value (FTM1_C6V)	32	R/W	0000_0000h	44.3.7/ 1234

Table continues on the next page...

## FTM memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_9044	Channel (n) Status and Control (FTM1_C7SC)	32	R/W	0000_0000h	44.3.6/ 1231
4003_9048	Channel (n) Value (FTM1_C7V)	32	R/W	0000_0000h	44.3.7/ 1234
4003_904C	Counter Initial Value (FTM1_CNTIN)	32	R/W	0000_0000h	44.3.8/ 1235
4003_9050	Capture and Compare Status (FTM1_STATUS)	32	R/W	0000_0000h	44.3.9/ 1235
4003_9054	Features Mode Selection (FTM1_MODE)	32	R/W	0000_0004h	44.3.10/ 1238
4003_9058	Synchronization (FTM1_SYNC)	32	R/W	0000_0000h	44.3.11/ 1239
4003_905C	Initial State for Channels Output (FTM1_OUTINIT)	32	R/W	0000_0000h	44.3.12/ 1242
4003_9060	Output Mask (FTM1_OUTMASK)	32	R/W	0000_0000h	44.3.13/ 1243
4003_9064	Function for Linked Channels (FTM1_COMBINE)	32	R/W	0000_0000h	44.3.14/ 1245
4003_9068	Deadtime Insertion Control (FTM1_DEADTIME)	32	R/W	0000_0000h	44.3.15/ 1250
4003_906C	FTM External Trigger (FTM1_EXTTRIG)	32	R/W	0000_0000h	44.3.16/ 1251
4003_9070	Channels Polarity (FTM1_POL)	32	R/W	0000_0000h	44.3.17/ 1253
4003_9074	Fault Mode Status (FTM1_FMS)	32	R/W	0000_0000h	44.3.18/ 1255
4003_9078	Input Capture Filter Control (FTM1_FILTER)	32	R/W	0000_0000h	44.3.19/ 1257
4003_907C	Fault Control (FTM1_FLTCTRL)	32	R/W	0000_0000h	44.3.20/ 1259
4003_9080	Quadrature Decoder Control and Status (FTM1_QDCTRL)	32	R/W	0000_0000h	44.3.21/ 1261
4003_9084	Configuration (FTM1_CONF)	32	R/W	0000_0000h	44.3.22/ 1263
4003_9088	FTM Fault Input Polarity (FTM1_FLTPOL)	32	R/W	0000_0000h	44.3.23/ 1264
4003_908C	Synchronization Configuration (FTM1_SYNCONF)	32	R/W	0000_0000h	44.3.24/ 1266
4003_9090	FTM Inverting Control (FTM1_INVCTRL)	32	R/W	0000_0000h	44.3.25/ 1268

Table continues on the next page...

## FTM memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_9094	FTM Software Output Control (FTM1_SWOCTRL)	32	R/W	0000_0000h	44.3.26/ 1269
4003_9098	FTM PWM Load (FTM1_PWMLOAD)	32	R/W	0000_0000h	44.3.27/ 1272
400B_8000	Status and Control (FTM2_SC)	32	R/W	0000_0000h	44.3.3/ 1228
400B_8004	Counter (FTM2_CNT)	32	R/W	0000_0000h	44.3.4/ 1229
400B_8008	Modulo (FTM2_MOD)	32	R/W	0000_0000h	44.3.5/ 1230
400B_800C	Channel (n) Status and Control (FTM2_C0SC)	32	R/W	0000_0000h	44.3.6/ 1231
400B_8010	Channel (n) Value (FTM2_C0V)	32	R/W	0000_0000h	44.3.7/ 1234
400B_8014	Channel (n) Status and Control (FTM2_C1SC)	32	R/W	0000_0000h	44.3.6/ 1231
400B_8018	Channel (n) Value (FTM2_C1V)	32	R/W	0000_0000h	44.3.7/ 1234
400B_801C	Channel (n) Status and Control (FTM2_C2SC)	32	R/W	0000_0000h	44.3.6/ 1231
400B_8020	Channel (n) Value (FTM2_C2V)	32	R/W	0000_0000h	44.3.7/ 1234
400B_8024	Channel (n) Status and Control (FTM2_C3SC)	32	R/W	0000_0000h	44.3.6/ 1231
400B_8028	Channel (n) Value (FTM2_C3V)	32	R/W	0000_0000h	44.3.7/ 1234
400B_802C	Channel (n) Status and Control (FTM2_C4SC)	32	R/W	0000_0000h	44.3.6/ 1231
400B_8030	Channel (n) Value (FTM2_C4V)	32	R/W	0000_0000h	44.3.7/ 1234
400B_8034	Channel (n) Status and Control (FTM2_C5SC)	32	R/W	0000_0000h	44.3.6/ 1231
400B_8038	Channel (n) Value (FTM2_C5V)	32	R/W	0000_0000h	44.3.7/ 1234
400B_803C	Channel (n) Status and Control (FTM2_C6SC)	32	R/W	0000_0000h	44.3.6/ 1231
400B_8040	Channel (n) Value (FTM2_C6V)	32	R/W	0000_0000h	44.3.7/ 1234
400B_8044	Channel (n) Status and Control (FTM2_C7SC)	32	R/W	0000_0000h	44.3.6/ 1231

Table continues on the next page...

## FTM memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400B_8048	Channel (n) Value (FTM2_C7V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
400B_804C	Counter Initial Value (FTM2_CNTIN)	32	R/W	0000_0000h	<a href="#">44.3.8/1235</a>
400B_8050	Capture and Compare Status (FTM2_STATUS)	32	R/W	0000_0000h	<a href="#">44.3.9/1235</a>
400B_8054	Features Mode Selection (FTM2_MODE)	32	R/W	0000_0004h	<a href="#">44.3.10/1238</a>
400B_8058	Synchronization (FTM2_SYNC)	32	R/W	0000_0000h	<a href="#">44.3.11/1239</a>
400B_805C	Initial State for Channels Output (FTM2_OUTINIT)	32	R/W	0000_0000h	<a href="#">44.3.12/1242</a>
400B_8060	Output Mask (FTM2_OUTMASK)	32	R/W	0000_0000h	<a href="#">44.3.13/1243</a>
400B_8064	Function for Linked Channels (FTM2_COMBINE)	32	R/W	0000_0000h	<a href="#">44.3.14/1245</a>
400B_8068	Deadtime Insertion Control (FTM2_DEADTIME)	32	R/W	0000_0000h	<a href="#">44.3.15/1250</a>
400B_806C	FTM External Trigger (FTM2_EXTTRIG)	32	R/W	0000_0000h	<a href="#">44.3.16/1251</a>
400B_8070	Channels Polarity (FTM2_POL)	32	R/W	0000_0000h	<a href="#">44.3.17/1253</a>
400B_8074	Fault Mode Status (FTM2_FMS)	32	R/W	0000_0000h	<a href="#">44.3.18/1255</a>
400B_8078	Input Capture Filter Control (FTM2_FILTER)	32	R/W	0000_0000h	<a href="#">44.3.19/1257</a>
400B_807C	Fault Control (FTM2_FLTCTRL)	32	R/W	0000_0000h	<a href="#">44.3.20/1259</a>
400B_8080	Quadrature Decoder Control and Status (FTM2_QDCTRL)	32	R/W	0000_0000h	<a href="#">44.3.21/1261</a>
400B_8084	Configuration (FTM2_CONF)	32	R/W	0000_0000h	<a href="#">44.3.22/1263</a>
400B_8088	FTM Fault Input Polarity (FTM2_FLTPOL)	32	R/W	0000_0000h	<a href="#">44.3.23/1264</a>
400B_808C	Synchronization Configuration (FTM2_SYNCONF)	32	R/W	0000_0000h	<a href="#">44.3.24/1266</a>
400B_8090	FTM Inverting Control (FTM2_INVCTRL)	32	R/W	0000_0000h	<a href="#">44.3.25/1268</a>
400B_8094	FTM Software Output Control (FTM2_SWOCTRL)	32	R/W	0000_0000h	<a href="#">44.3.26/1269</a>

Table continues on the next page...

## FTM memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400B_8098	FTM PWM Load (FTM2_PWMLOAD)	32	R/W	0000_0000h	<a href="#">44.3.27/1272</a>
400B_9000	Status and Control (FTM3_SC)	32	R/W	0000_0000h	<a href="#">44.3.3/1228</a>
400B_9004	Counter (FTM3_CNT)	32	R/W	0000_0000h	<a href="#">44.3.4/1229</a>
400B_9008	Modulo (FTM3_MOD)	32	R/W	0000_0000h	<a href="#">44.3.5/1230</a>
400B_900C	Channel (n) Status and Control (FTM3_C0SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
400B_9010	Channel (n) Value (FTM3_C0V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
400B_9014	Channel (n) Status and Control (FTM3_C1SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
400B_9018	Channel (n) Value (FTM3_C1V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
400B_901C	Channel (n) Status and Control (FTM3_C2SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
400B_9020	Channel (n) Value (FTM3_C2V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
400B_9024	Channel (n) Status and Control (FTM3_C3SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
400B_9028	Channel (n) Value (FTM3_C3V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
400B_902C	Channel (n) Status and Control (FTM3_C4SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
400B_9030	Channel (n) Value (FTM3_C4V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
400B_9034	Channel (n) Status and Control (FTM3_C5SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
400B_9038	Channel (n) Value (FTM3_C5V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
400B_903C	Channel (n) Status and Control (FTM3_C6SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
400B_9040	Channel (n) Value (FTM3_C6V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>
400B_9044	Channel (n) Status and Control (FTM3_C7SC)	32	R/W	0000_0000h	<a href="#">44.3.6/1231</a>
400B_9048	Channel (n) Value (FTM3_C7V)	32	R/W	0000_0000h	<a href="#">44.3.7/1234</a>

Table continues on the next page...


## FTM memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400B_904C	Counter Initial Value (FTM3_CNTIN)	32	R/W	0000_0000h	<a href="#">44.3.8/1235</a>
400B_9050	Capture and Compare Status (FTM3_STATUS)	32	R/W	0000_0000h	<a href="#">44.3.9/1235</a>
400B_9054	Features Mode Selection (FTM3_MODE)	32	R/W	0000_0004h	<a href="#">44.3.10/1238</a>
400B_9058	Synchronization (FTM3_SYNC)	32	R/W	0000_0000h	<a href="#">44.3.11/1239</a>
400B_905C	Initial State for Channels Output (FTM3_OUTINIT)	32	R/W	0000_0000h	<a href="#">44.3.12/1242</a>
400B_9060	Output Mask (FTM3_OUTMASK)	32	R/W	0000_0000h	<a href="#">44.3.13/1243</a>
400B_9064	Function for Linked Channels (FTM3_COMBINE)	32	R/W	0000_0000h	<a href="#">44.3.14/1245</a>
400B_9068	Deadtime Insertion Control (FTM3_DEADTIME)	32	R/W	0000_0000h	<a href="#">44.3.15/1250</a>
400B_906C	FTM External Trigger (FTM3_EXTTRIG)	32	R/W	0000_0000h	<a href="#">44.3.16/1251</a>
400B_9070	Channels Polarity (FTM3_POL)	32	R/W	0000_0000h	<a href="#">44.3.17/1253</a>
400B_9074	Fault Mode Status (FTM3_FMS)	32	R/W	0000_0000h	<a href="#">44.3.18/1255</a>
400B_9078	Input Capture Filter Control (FTM3_FILTER)	32	R/W	0000_0000h	<a href="#">44.3.19/1257</a>
400B_907C	Fault Control (FTM3_FLTCTRL)	32	R/W	0000_0000h	<a href="#">44.3.20/1259</a>
400B_9080	Quadrature Decoder Control and Status (FTM3_QDCTRL)	32	R/W	0000_0000h	<a href="#">44.3.21/1261</a>
400B_9084	Configuration (FTM3_CONF)	32	R/W	0000_0000h	<a href="#">44.3.22/1263</a>
400B_9088	FTM Fault Input Polarity (FTM3_FLTPOL)	32	R/W	0000_0000h	<a href="#">44.3.23/1264</a>
400B_908C	Synchronization Configuration (FTM3_SYNCONF)	32	R/W	0000_0000h	<a href="#">44.3.24/1266</a>
400B_9090	FTM Inverting Control (FTM3_INVCTRL)	32	R/W	0000_0000h	<a href="#">44.3.25/1268</a>
400B_9094	FTM Software Output Control (FTM3_SWOCTRL)	32	R/W	0000_0000h	<a href="#">44.3.26/1269</a>
400B_9098	FTM PWM Load (FTM3_PWMLOAD)	32	R/W	0000_0000h	<a href="#">44.3.27/1272</a>

### 44.3.3 Status and Control (FTMx\_SC)

SC contains the overflow status flag and control bits used to configure the interrupt enable, FTM configuration, clock source, and prescaler factor. These controls relate to all channels within this module.

Addresses: FTM0\_SC is 4003\_8000h base + 0h offset = 4003\_8000h  
 FTM1\_SC is 4003\_9000h base + 0h offset = 4003\_9000h  
 FTM2\_SC is 400B\_8000h base + 0h offset = 400B\_8000h  
 FTM3\_SC is 400B\_9000h base + 0h offset = 400B\_9000h



#### FTMx\_SC field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 TOF	<p>Timer Overflow Flag</p> <p>Set by hardware when the FTM counter passes the value in the MOD register. The TOF bit is cleared by reading the SC register while TOF is set and then writing a 0 to TOF bit. Writing a 1 to TOF has no effect. If another FTM overflow occurs between the read and write operations, the write operation has no effect; therefore, TOF remains set indicating an overflow has occurred. In this case a TOF interrupt request is not lost due to the clearing sequence for a previous TOF.</p> <p>0 FTM counter has not overflowed.                      1 FTM counter has overflowed.</p>
6 TOIE	<p>Timer Overflow Interrupt Enable</p> <p>Enables FTM overflow interrupts.</p> <p>0 Disable TOF interrupts. Use software polling.                      1 Enable TOF interrupts. An interrupt is generated when TOF equals one.</p>
5 CPWMS	<p>Center-aligned PWM Select</p> <p>Selects CPWM mode. This mode configures the FTM to operate in up-down counting mode.</p>

Table continues on the next page...

## FTMx\_SC field descriptions (continued)

Field	Description
	<p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 FTM counter operates in up counting mode. 1 FTM counter operates in up-down counting mode.</p>
4–3 CLKS	<p>Clock Source Selection</p> <p>Selects one of the three FTM counter clock sources.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>00 No clock selected (This in effect disables the FTM counter.) 01 System clock 10 Fixed frequency clock 11 External clock</p>
2–0 PS	<p>Prescale Factor Selection</p> <p>Selects one of 8 division factors for the clock source selected by CLKS. The new prescaler factor affects the clock source on the next system clock cycle after the new value is updated into the register bits.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>000 Divide by 1 001 Divide by 2 010 Divide by 4 011 Divide by 8 100 Divide by 16 101 Divide by 32 110 Divide by 64 111 Divide by 128</p>

#### 44.3.4 Counter (FTMx\_CNT)

The CNT register contains the FTM counter value.

Reset clears the CNT register. Writing any value to COUNT updates the counter with its initial value (CNTIN).

When BDM is active, the FTM counter is frozen (this is the value that you may read).

Addresses: FTM0\_CNT is 4003\_8000h base + 4h offset = 4003\_8004h

FTM1\_CNT is 4003\_9000h base + 4h offset = 4003\_9004h

FTM2\_CNT is 400B\_8000h base + 4h offset = 400B\_8004h

FTM3\_CNT is 400B\_9000h base + 4h offset = 400B\_9004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																COUNT															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**FTMx\_CNT field descriptions**

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 COUNT	Counter value

**44.3.5 Modulo (FTMx\_MOD)**


The Modulo register contains the modulo value for the FTM counter. After the FTM counter reaches the modulo value, the overflow flag (TOF) becomes set at the next clock, and the next value of FTM counter depends on the selected counting method ([Counter](#)).

Writing to the MOD register latches the value into a buffer. The MOD register is updated with the value of its write buffer according to [Registers Updated from Write Buffers](#).

If FTMEN = 0, this write coherency mechanism may be manually reset by writing to the SC register (whether BDM is active or not).

It is recommended to initialize the FTM counter (write to CNT) before writing to the MOD register to avoid confusion about when the first counter overflow will occur.

Addresses: FTM0\_MOD is 4003\_8000h base + 8h offset = 4003\_8008h  
 FTM1\_MOD is 4003\_9000h base + 8h offset = 4003\_9008h  
 FTM2\_MOD is 400B\_8000h base + 8h offset = 400B\_8008h  
 FTM3\_MOD is 400B\_9000h base + 8h offset = 400B\_9008h



**FTMx\_MOD field descriptions**

Field	Description
31–16 Reserved	This field is reserved.
15–0 MOD	Modulo value

### 44.3.6 Channel (n) Status and Control (FTMx\_CSC)

CnSC contains the channel-interrupt-status flag and control bits used to configure the interrupt enable, channel configuration, and pin function.

**Table 44-67. Mode, Edge, and Level Selection**

DECAPEN	COMBINE	CPWMS	MSnB:MSnA	ELSnB:ELSnA	Mode	Configuration
X	X	X	XX	0	None	Pin not used for FTM

*Table continues on the next page...*

Table 44-67. Mode, Edge, and Level Selection (continued)

DECAPEN	COMBINE	CPWMS	MSnB:MSnA	ELSnB:ELSnA	Mode	Configuration
0	0	0	0	1	Input capture	Capture on Rising Edge Only
				10		Capture on Falling Edge Only
				11		Capture on Rising or Falling Edge
		1	1	Output compare	1	Toggle Output on match
					10	Clear Output on match
					11	Set Output on match
		1X	10	Edge-aligned PWM	10	High-true pulses (clear Output on match)
					X1	Low-true pulses (set Output on match)
		1	XX	Center-aligned PWM	10	High-true pulses (clear Output on match-up)
	X1				Low-true pulses (set Output on match-up)	
	1	0	XX	10	Combine PWM	High-true pulses (set on channel (n) match, and clear on channel (n+1) match)
						X1
1	0	0	X0	See the following table (Table 44-8).	Dual Edge Capture Mode	One-shot capture mode
			X1			Continuous capture mode

**Table 44-68. Dual Edge Capture Mode — Edge Polarity Selection**

ELSnB	ELSnA	Channel Port Enable	Detected Edges
0	0	Disabled	No edge
0	1	Enabled	Rising edge
1	0	Enabled	Falling edge
1	1	Enabled	Rising and falling edges

Addresses: FTM0\_C0SC is 4003\_8000h base + Ch offset = 4003\_800Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								CHF	CHIE	MSB	MSA	ELSB	ELSA	0	DMA
W									0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**FTMx\_CnSC field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 CHF	<p>Channel Flag</p> <p>Set by hardware when an event occurs on the channel. CHF is cleared by reading the CSC register while CHnF is set and then writing a 0 to the CHF bit. Writing a 1 to CHF has no effect.</p> <p>If another event occurs between the read and write operations, the write operation has no effect; therefore, CHF remains set indicating an event has occurred. In this case a CHF interrupt request is not lost due to the clearing sequence for a previous CHF.</p> <p>0 No channel event has occurred. 1 A channel event has occurred.</p>
6 CHIE	<p>Channel Interrupt Enable</p> <p>Enables channel interrupts.</p> <p>0 Disable channel interrupts. Use software polling. 1 Enable channel interrupts.</p>
5 MSB	<p>Channel Mode Select</p> <p>Used for further selections in the channel logic. Its functionality is dependent on the channel mode. See <a href="#">Table 44-7</a>.</p>

*Table continues on the next page...*

**FTMx\_CnSC field descriptions (continued)**

Field	Description
	This field is write protected. It can be written only when MODE[WPDIS] = 1.
4 MSA	Channel Mode Select Used for further selections in the channel logic. Its functionality is dependent on the channel mode. See <a href="#">Table 44-7</a> . This field is write protected. It can be written only when MODE[WPDIS] = 1.
3 ELSB	Edge or Level Select The functionality of ELSB and ELSA depends on the channel mode. See <a href="#">Table 44-7</a> . This field is write protected. It can be written only when MODE[WPDIS] = 1.
2 ELSA	Edge or Level Select The functionality of ELSB and ELSA depends on the channel mode. See <a href="#">Table 44-7</a> . This field is write protected. It can be written only when MODE[WPDIS] = 1.
1 Reserved	This read-only field is reserved and always has the value zero.
0 DMA	DMA Enable Enables DMA transfers for the channel.  0 Disable DMA transfers. 1 Enable DMA transfers.

**44.3.7 Channel (n) Value (FTMx\_CV)**

These registers contain the captured FTM counter value for the input modes or the match value for the output modes.

In input capture, capture test, and dual edge capture modes, any write to a CnV register is ignored.

In output modes, writing to a CnV register latches the value into a buffer. A CnV register is updated with the value of its write buffer according to [Registers Updated from Write Buffers](#).

If FTMMEN = 0, this write coherency mechanism may be manually reset by writing to the CnSC register (whether BDM mode is active or not).

Addresses: FTM0\_C0V is 4003\_8000h base + 10h offset = 4003\_8010h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																VAL															
W	[Shaded]																[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### FTMx\_CnV field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 VAL	Channel Value Captured FTM counter value of the input modes or the match value for the output modes

### 44.3.8 Counter Initial Value (FTMx\_CNTIN)

The Counter Initial Value register contains the initial value for the FTM counter.

Writing to the CNTIN register latches the value into a buffer. The CNTIN register is updated with the value of its write buffer according to [Registers Updated from Write Buffers](#).

The first time that the FTM clock is selected (first write to change the CLKS bits to a non-zero value), the FTM counter starts with the value 0x0000. To avoid this behavior, before the first write to select the FTM clock, write the new value to the the CNTIN register and then initialize the FTM counter (write any value to the CNT register).

Addresses: FTM0\_CNTIN is 4003\_8000h base + 4Ch offset = 4003\_804Ch

FTM1\_CNTIN is 4003\_9000h base + 4Ch offset = 4003\_904Ch

FTM2\_CNTIN is 400B\_8000h base + 4Ch offset = 400B\_804Ch

FTM3\_CNTIN is 400B\_9000h base + 4Ch offset = 400B\_904Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved																INIT															
W	Reserved																INIT															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### FTMx\_CNTIN field descriptions

Field	Description
31–16 Reserved	This field is reserved.
15–0 INIT	Initial Value of the FTM Counter

### 44.3.9 Capture and Compare Status (FTMx\_STATUS)

The STATUS register contains a copy of the status flag CHnF bit (in CnSC) for each FTM channel for software convenience.

## Memory Map and Register Definition

Each CHnF bit in STATUS is a mirror of CHnF bit in CnSC. All CHnF bits can be checked using only one read of STATUS. All CHnF bits can be cleared by reading STATUS followed by writing 0x00 to STATUS.

Hardware sets the individual channel flags when an event occurs on the channel. CHF is cleared by reading STATUS while CHnF is set and then writing a 0 to the CHF bit. Writing a 1 to CHF has no effect.

If another event occurs between the read and write operations, the write operation has no effect; therefore, CHF remains set indicating an event has occurred. In this case a CHF interrupt request is not lost due to the clearing sequence for a previous CHF.

### NOTE

The STATUS register should be used only combine mode.

Addresses: FTM0\_STATUS is 4003\_8000h base + 50h offset = 4003\_8050h

FTM1\_STATUS is 4003\_9000h base + 50h offset = 4003\_9050h

FTM2\_STATUS is 400B\_8000h base + 50h offset = 400B\_8050h

FTM3\_STATUS is 400B\_9000h base + 50h offset = 400B\_9050h

Bit	31	30	29	28	27	26	25	24		23	22	21	20	19	18	17	16
R	0																
W																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
R	0								CH7F	CH6F	CH5F	CH4F	CH3F	CH2F	CH1F	CH0F	
W									0	0	0	0	0	0	0	0	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

### FTMx\_STATUS field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 CH7F	Channel 7 Flag See the register description. 0 No channel event has occurred. 1 A channel event has occurred.
6 CH6F	Channel 6 Flag See the register description. 0 No channel event has occurred. 1 A channel event has occurred.

Table continues on the next page...

## FTMx\_STATUS field descriptions (continued)

Field	Description
5 CH5F	Channel 5 Flag See the register description. 0 No channel event has occurred. 1 A channel event has occurred.
4 CH4F	Channel 4 Flag See the register description. 0 No channel event has occurred. 1 A channel event has occurred.
3 CH3F	Channel 3 Flag See the register description. 0 No channel event has occurred. 1 A channel event has occurred.
2 CH2F	Channel 2 Flag See the register description. 0 No channel event has occurred. 1 A channel event has occurred.
1 CH1F	Channel 1 Flag See the register description. 0 No channel event has occurred. 1 A channel event has occurred.
0 CH0F	Channel 0 Flag See the register description. 0 No channel event has occurred. 1 A channel event has occurred.

### 44.3.10 Features Mode Selection (FTMx\_MODE)

This register contains the control bits used to configure the fault interrupt and fault control, capture test mode, PWM synchronization, write protection, channel output initialization, and enable the enhanced features of the FTM. These controls relate to all channels within this module.

Addresses: FTM0\_MODE is 4003\_8000h base + 54h offset = 4003\_8054h

FTM1\_MODE is 4003\_9000h base + 54h offset = 4003\_9054h

FTM2\_MODE is 400B\_8000h base + 54h offset = 400B\_8054h

FTM3\_MODE is 400B\_9000h base + 54h offset = 400B\_9054h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								FAULTIE	FAULTM		CAPTEST	PWMSYNC	WPDIS	INIT	FTMEN
W	[Shaded]								FAULTIE	FAULTM		CAPTEST	PWMSYNC	WPDIS	INIT	FTMEN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

**FTMx\_MODE field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 FAULTIE	<p>Fault Interrupt Enable</p> <p>Enables the generation of an interrupt when a fault is detected by FTM and the FTM fault control is enabled.</p> <p>0 Fault control interrupt is disabled. 1 Fault control interrupt is enabled.</p>
6–5 FAULTM	<p>Fault Control Mode</p> <p>Defines the FTM fault control mode.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>00 Fault control is disabled for all channels. 01 Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing. 10 Fault control is enabled for all channels, and the selected mode is the manual fault clearing. 11 Fault control is enabled for all channels, and the selected mode is the automatic fault clearing.</p>

Table continues on the next page...

## FTMx\_MODE field descriptions (continued)

Field	Description
4 CAPTEST	<p>Capture Test Mode Enable</p> <p>Enables the capture test mode.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 Capture test mode is disabled. 1 Capture test mode is enabled.</p>
3 PWMSYNC	<p>PWM Synchronization Mode</p> <p>Selects which triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization (<a href="#">PWM Synchronization</a>). The PWMSYNC bit configures the synchronization when SYNCMODE is zero.</p> <p>0 No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization. 1 Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization.</p>
2 WPDIS	<p>Write Protection Disable</p> <p>When write protection is enabled (WPDIS = 0), write protected bits can not be written. When write protection is disabled (WPDIS = 1), write protected bits can be written. The WPDIS bit is the negation of the WPEN bit. WPDIS is cleared when 1 is written to WPEN. WPDIS is set when WPEN bit is read as a 1 and then 1 is written to WPDIS. Writing 0 to WPDIS has no effect.</p> <p>0 Write protection is enabled. 1 Write protection is disabled.</p>
1 INIT	<p>Initialize the Channels Output</p> <p>When a 1 is written to INIT bit the channels output is initialized according to the state of their corresponding bit in the OUTINIT register. Writing a 0 to INIT bit has no effect.</p> <p>The INIT bit is always read as 0.</p>
0 FTMEN	<p>FTM Enable</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers. 1 All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions.</p>

### 44.3.11 Synchronization (FTMx\_SYNC)

This register configures the PWM synchronization.

A synchronization event can perform the synchronized update of MOD, CV, and OUTMASK registers with the value of their write buffer and the FTM counter initialization.

**NOTE**

The software trigger (SWSYNC bit) and hardware triggers (TRIG0, TRIG1, and TRIG2 bits) have a potential conflict if used together when SYNCMODE = 0. It is recommended using only hardware or software triggers but not both at the same time, otherwise unpredictable behavior is likely to happen.

The selection of the loading point (CNTMAX and CNTMIN bits) is intended to provide the update of MOD, CNTIN, and CnV registers across all enabled channels simultaneously. The use of the loading point selection together with SYNCMODE = 0 and hardware trigger selection (TRIG0, TRIG1, or TRIG2 bits) is likely to result in unpredictable behavior.

The synchronization event selection also depends on the PWMSYNC (MODE register) and SYNCMODE (SYNCONF register) bits. See [PWM Synchronization](#).

Addresses: FTM0\_SYNC is 4003\_8000h base + 58h offset = 4003\_8058h  
 FTM1\_SYNC is 4003\_9000h base + 58h offset = 4003\_9058h  
 FTM2\_SYNC is 400B\_8000h base + 58h offset = 400B\_8058h  
 FTM3\_SYNC is 400B\_9000h base + 58h offset = 400B\_9058h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								SWSYNC	TRIG2	TRIG1	TRIG0	SYNCHOM	REINIT	CNTMAX	CNTMIN
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**FTMx\_SYNC field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 SWSYNC	PWM Synchronization Software Trigger  Selects the software trigger as the PWM synchronization trigger. The software trigger happens when a 1 is written to SWSYNC bit.

*Table continues on the next page...*

## FTMx\_SYNC field descriptions (continued)

Field	Description
	0 Software trigger is not selected. 1 Software trigger is selected.
6 TRIG2	PWM Synchronization Hardware Trigger 2  Enables hardware trigger 2 to the PWM synchronization. Hardware trigger 2 happens when a rising edge is detected at the trigger 2 input signal.  0 Trigger is disabled. 1 Trigger is enabled.
5 TRIG1	PWM Synchronization Hardware Trigger 1  Enables hardware trigger 1 to the PWM synchronization. Hardware trigger 1 happens when a rising edge is detected at the trigger 1 input signal.  0 Trigger is disabled. 1 Trigger is enabled.
4 TRIG0	PWM Synchronization Hardware Trigger 0  Enables hardware trigger 0 to the PWM synchronization. Hardware trigger 0 happens when a rising edge is detected at the trigger 0 input signal.  0 Trigger is disabled. 1 Trigger is enabled.
3 SYNCHOM	Output Mask Synchronization  Selects when the OUTMASK register is updated with the value of its buffer.  0 OUTMASK register is updated with the value of its buffer in all rising edges of the system clock. 1 OUTMASK register is updated with the value of its buffer only by the PWM synchronization.
2 REINIT	FTM Counter Reinitialization by Synchronization ( <a href="#">FTM Counter Synchronization</a> )  Determines if the FTM counter is reinitialized when the selected trigger for the synchronization is detected. The REINIT bit configures the synchronization when SYNCMODE is zero.  0 FTM counter continues to count normally. 1 FTM counter is updated with its initial value when the selected trigger is detected.
1 CNTMAX	Maximum loading point enable  Selects the maximum loading point to PWM synchronization ( <a href="#">Boundary Cycle and Loading Points</a> ). If CNTMAX is one, the selected loading point is when the FTM counter reaches its maximum value (MOD register).  0 The maximum loading point is disabled. 1 The maximum loading point is enabled.
0 CNTMIN	Minimum loading point enable  Selects the minimum loading point to PWM synchronization ( <a href="#">Boundary Cycle and Loading Points</a> ). If CNTMIN is one, the selected loading point is when the FTM counter reaches its minimum value (CNTIN register).

Table continues on the next page...

**FTMx\_SYNC field descriptions (continued)**

Field	Description
0	The minimum loading point is disabled.
1	The minimum loading point is enabled.


**44.3.12 Initial State for Channels Output (FTMx\_OUTINIT)**

Addresses: FTM0\_OUTINIT is 4003\_8000h base + 5Ch offset = 4003\_805Ch

FTM1\_OUTINIT is 4003\_9000h base + 5Ch offset = 4003\_905Ch

FTM2\_OUTINIT is 400B\_8000h base + 5Ch offset = 400B\_805Ch

FTM3\_OUTINIT is 400B\_9000h base + 5Ch offset = 400B\_905Ch



**FTMx\_OUTINIT field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 CH7OI	Channel 7 Output Initialization Value Selects the value that is forced into the channel output when the initialization occurs. 0 The initialization value is 0. 1 The initialization value is 1.
6 CH6OI	Channel 6 Output Initialization Value Selects the value that is forced into the channel output when the initialization occurs. 0 The initialization value is 0. 1 The initialization value is 1.
5 CH5OI	Channel 5 Output Initialization Value Selects the value that is forced into the channel output when the initialization occurs. 0 The initialization value is 0. 1 The initialization value is 1.
4 CH4OI	Channel 4 Output Initialization Value Selects the value that is forced into the channel output when the initialization occurs. 0 The initialization value is 0. 1 The initialization value is 1.

Table continues on the next page...

## FTMx\_OUTINIT field descriptions (continued)

Field	Description
3 CH3OI	Channel 3 Output Initialization Value  Selects the value that is forced into the channel output when the initialization occurs.  0 The initialization value is 0. 1 The initialization value is 1.
2 CH2OI	Channel 2 Output Initialization Value  Selects the value that is forced into the channel output when the initialization occurs.  0 The initialization value is 0. 1 The initialization value is 1.
1 CH1OI	Channel 1 Output Initialization Value  Selects the value that is forced into the channel output when the initialization occurs.  0 The initialization value is 0. 1 The initialization value is 1.
0 CH0OI	Channel 0 Output Initialization Value  Selects the value that is forced into the channel output when the initialization occurs.  0 The initialization value is 0. 1 The initialization value is 1.

## 44.3.13 Output Mask (FTMx\_OUTMASK)

This register provides a mask for each FTM channel. The mask of a channel determines if its output responds (that is, it is masked or not) when a match occurs. This feature is used for BLDC control where the PWM signal is presented to an electric motor at specific times to provide electronic commutation.

Any write to the OUTMASK register, stores the value in its write buffer. The register is updated with the value of its write buffer according to [PWM Synchronization](#).

Addresses: FTM0\_OUTMASK is 4003\_8000h base + 60h offset = 4003\_8060h

FTM1\_OUTMASK is 4003\_9000h base + 60h offset = 4003\_9060h

FTM2\_OUTMASK is 400B\_8000h base + 60h offset = 400B\_8060h

FTM3\_OUTMASK is 400B\_9000h base + 60h offset = 400B\_9060h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
R	0																																					
W																																						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					

## FTMx\_OUTMASK field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 CH7OM	Channel 7 Output Mask  Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate normally).  0 Channel output is not masked. It continues to operate normally. 1 Channel output is masked. It is forced to its inactive state.
6 CH6OM	Channel 6 Output Mask  Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate normally).  0 Channel output is not masked. It continues to operate normally. 1 Channel output is masked. It is forced to its inactive state.
5 CH5OM	Channel 5 Output Mask  Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate normally).  0 Channel output is not masked. It continues to operate normally. 1 Channel output is masked. It is forced to its inactive state.
4 CH4OM	Channel 4 Output Mask  Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate normally).  0 Channel output is not masked. It continues to operate normally. 1 Channel output is masked. It is forced to its inactive state.
3 CH3OM	Channel 3 Output Mask  Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate normally).  0 Channel output is not masked. It continues to operate normally. 1 Channel output is masked. It is forced to its inactive state.
2 CH2OM	Channel 2 Output Mask  Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate normally).  0 Channel output is not masked. It continues to operate normally. 1 Channel output is masked. It is forced to its inactive state.
1 CH1OM	Channel 1 Output Mask  Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate normally).  0 Channel output is not masked. It continues to operate normally. 1 Channel output is masked. It is forced to its inactive state.

*Table continues on the next page...*

## FTMx\_OUTMASK field descriptions (continued)

Field	Description
0 CH00M	<p>Channel 0 Output Mask</p> <p>Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate normally).</p> <p>0 Channel output is not masked. It continues to operate normally. 1 Channel output is masked. It is forced to its inactive state.</p>

## 44.3.14 Function for Linked Channels (FTMx\_COMBINE)

This register contains the control bits used to configure the fault control, synchronization, deadtime insertion, dual edge capture mode, complementary, and combine mode for each pair of channels (n) and (n+1), where n equals 0, 2, 4, and 6.

Addresses: FTM0\_COMBINE is 4003\_8000h base + 64h offset = 4003\_8064h

FTM1\_COMBINE is 4003\_9000h base + 64h offset = 4003\_9064h

FTM2\_COMBINE is 400B\_8000h base + 64h offset = 400B\_8064h

FTM3\_COMBINE is 400B\_9000h base + 64h offset = 400B\_9064h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	FAULTEN3	SYNCE3	DTEN3	DECAP3	DECAPEN3	COMP3	COMBINE3	0	FAULTEN2	SYNCE2	DTEN2	DECAP2	DECAPEN2	COMP2	COMBINE2
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	FAULTEN1	SYNCE1	DTEN1	DECAP1	DECAPEN1	COMP1	COMBINE1	0	FAULTEN0	SYNCE0	DTEN0	DECAP0	DECAPEN0	COMP0	COMBINE0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## FTMx\_COMBINE field descriptions

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30 FAULTEN3	<p>Fault Control Enable for n = 6</p> <p>Enables the fault control in channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The fault control in this pair of channels is disabled. 1 The fault control in this pair of channels is enabled.</p>

Table continues on the next page...

## FTMx\_COMBINE field descriptions (continued)

Field	Description
29 SYNCEN3	<p>Synchronization Enable for n = 6</p> <p>Enables PWM synchronization of registers C(n)V and C(n+1)V.</p> <p>0 The PWM synchronization in this pair of channels is disabled. 1 The PWM synchronization in this pair of channels is enabled.</p>
28 DTEN3	<p>Deadtime Enable for n = 6</p> <p>Enables the deadtime insertion in the channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The deadtime insertion in this pair of channels is disabled. 1 The deadtime insertion in this pair of channels is enabled.</p>
27 DECAP3	<p>Dual Edge Capture Mode Captures for n = 6</p> <p>Enables the capture of the FTM counter value according to the channel (n) input event and the configuration of the dual edge capture bits.</p> <p>This field applies only when FTMEN = 1 and DECAPEN = 1.</p> <p>DECAP bit is cleared automatically by hardware if dual edge capture – one-shot mode is selected and when the capture of channel (n+1) event is made.</p> <p>0 The dual edge captures are inactive. 1 The dual edge captures are active.</p>
26 DECAPEN3	<p>Dual Edge Capture Mode Enable for n = 6</p> <p>Enables the dual edge capture mode in the channels (n) and (n+1). This bit reconfigures the function of MSnA, ELSnB:ELSnA and ELS(n+1)B:ELSn+1)A bits in dual edge capture mode according to <a href="#">Table 44-7</a>.</p> <p>This field applies only when FTMEN = 1.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The dual edge capture mode in this pair of channels is disabled. 1 The dual edge capture mode in this pair of channels is enabled.</p>
25 COMP3	<p>Complement of Channel (n) for n = 6</p> <p>Enables complementary mode for the combined channels. In complementary mode the channel (n+1) output is the inverse of the channel (n) output.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The channel (n+1) output is the same as the channel (n) output. 1 The channel (n+1) output is the complement of the channel (n) output.</p>
24 COMBINE3	<p>Combine Channels for n = 6</p> <p>Enables the combine feature for channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 Channels (n) and (n+1) are independent. 1 Channels (n) and (n+1) are combined.</p>

Table continues on the next page...

## FTMx\_COMBINE field descriptions (continued)

Field	Description
23 Reserved	This read-only field is reserved and always has the value zero.
22 FAULTEN2	<p>Fault Control Enable for n = 4</p> <p>Enables the fault control in channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The fault control in this pair of channels is disabled. 1 The fault control in this pair of channels is enabled.</p>
21 SYNCEN2	<p>Synchronization Enable for n = 4</p> <p>Enables PWM synchronization of registers C(n)V and C(n+1)V.</p> <p>0 The PWM synchronization in this pair of channels is disabled. 1 The PWM synchronization in this pair of channels is enabled.</p>
20 DTEN2	<p>Deadtime Enable for n = 4</p> <p>Enables the deadtime insertion in the channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The deadtime insertion in this pair of channels is disabled. 1 The deadtime insertion in this pair of channels is enabled.</p>
19 DECAP2	<p>Dual Edge Capture Mode Captures for n = 4</p> <p>Enables the capture of the FTM counter value according to the channel (n) input event and the configuration of the dual edge capture bits.</p> <p>This field applies only when FTMEN = 1 and DECAPEN = 1.</p> <p>DECAP bit is cleared automatically by hardware if dual edge capture – one-shot mode is selected and when the capture of channel (n+1) event is made.</p> <p>0 The dual edge captures are inactive. 1 The dual edge captures are active.</p>
18 DECAPEN2	<p>Dual Edge Capture Mode Enable for n = 4</p> <p>Enables the dual edge capture mode in the channels (n) and (n+1). This bit reconfigures the function of MSnA, ELSnB:ELSnA and ELS(n+1)B:ELSn(n+1)A bits in dual edge capture mode according to <a href="#">Table 44-7</a>.</p> <p>This field applies only when FTMEN = 1.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The dual edge capture mode in this pair of channels is disabled. 1 The dual edge capture mode in this pair of channels is enabled.</p>
17 COMP2	<p>Complement of Channel (n) for n = 4</p> <p>Enables complementary mode for the combined channels. In complementary mode the channel (n+1) output is the inverse of the channel (n) output.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p>

*Table continues on the next page...*

## FTMx\_COMBINE field descriptions (continued)

Field	Description
	<p>0 The channel (n+1) output is the same as the channel (n) output.</p> <p>1 The channel (n+1) output is the complement of the channel (n) output.</p>
16 COMBINE2	<p>Combine Channels for n = 4</p> <p>Enables the combine feature for channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 Channels (n) and (n+1) are independent.</p> <p>1 Channels (n) and (n+1) are combined.</p>
15 Reserved	This read-only field is reserved and always has the value zero.
14 FAULTEN1	<p>Fault Control Enable for n = 2</p> <p>Enables the fault control in channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The fault control in this pair of channels is disabled.</p> <p>1 The fault control in this pair of channels is enabled.</p>
13 SYNCEN1	<p>Synchronization Enable for n = 2</p> <p>Enables PWM synchronization of registers C(n)V and C(n+1)V.</p> <p>0 The PWM synchronization in this pair of channels is disabled.</p> <p>1 The PWM synchronization in this pair of channels is enabled.</p>
12 DTEN1	<p>Deadtime Enable for n = 2</p> <p>Enables the deadtime insertion in the channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The deadtime insertion in this pair of channels is disabled.</p> <p>1 The deadtime insertion in this pair of channels is enabled.</p>
11 DECAP1	<p>Dual Edge Capture Mode Captures for n = 2</p> <p>Enables the capture of the FTM counter value according to the channel (n) input event and the configuration of the dual edge capture bits.</p> <p>This field applies only when FTMEN = 1 and DECAPEN = 1.</p> <p>DECAP bit is cleared automatically by hardware if dual edge capture – one-shot mode is selected and when the capture of channel (n+1) event is made.</p> <p>0 The dual edge captures are inactive.</p> <p>1 The dual edge captures are active.</p>
10 DECAPEN1	<p>Dual Edge Capture Mode Enable for n = 2</p> <p>Enables the dual edge capture mode in the channels (n) and (n+1). This bit reconfigures the function of MSnA, ELSnB:ELSnA and ELS(n+1)B:ELS(n+1)A bits in dual edge capture mode according to <a href="#">Table 44-7</a>.</p> <p>This field applies only when FTMEN = 1.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p>

*Table continues on the next page...*

## FTMx\_COMBINE field descriptions (continued)

Field	Description
	<p>0 The dual edge capture mode in this pair of channels is disabled.</p> <p>1 The dual edge capture mode in this pair of channels is enabled.</p>
9 COMP1	<p>Complement of Channel (n) for n = 2</p> <p>Enables complementary mode for the combined channels. In complementary mode the channel (n+1) output is the inverse of the channel (n) output.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The channel (n+1) output is the same as the channel (n) output.</p> <p>1 The channel (n+1) output is the complement of the channel (n) output.</p>
8 COMBINE1	<p>Combine Channels for n = 2</p> <p>Enables the combine feature for channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 Channels (n) and (n+1) are independent.</p> <p>1 Channels (n) and (n+1) are combined.</p>
7 Reserved	<p>This read-only field is reserved and always has the value zero.</p>
6 FAULTEN0	<p>Fault Control Enable for n = 0</p> <p>Enables the fault control in channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The fault control in this pair of channels is disabled.</p> <p>1 The fault control in this pair of channels is enabled.</p>
5 SYNCEN0	<p>Synchronization Enable for n = 0</p> <p>Enables PWM synchronization of registers C(n)V and C(n+1)V.</p> <p>0 The PWM synchronization in this pair of channels is disabled.</p> <p>1 The PWM synchronization in this pair of channels is enabled.</p>
4 DTEN0	<p>Deadtime Enable for n = 0</p> <p>Enables the deadtime insertion in the channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The deadtime insertion in this pair of channels is disabled.</p> <p>1 The deadtime insertion in this pair of channels is enabled.</p>
3 DECAPO	<p>Dual Edge Capture Mode Captures for n = 0</p> <p>Enables the capture of the FTM counter value according to the channel (n) input event and the configuration of the dual edge capture bits.</p> <p>This field applies only when FTMEN = 1 and DECAPEN = 1.</p> <p>DECAP bit is cleared automatically by hardware if dual edge capture – one-shot mode is selected and when the capture of channel (n+1) event is made.</p> <p>0 The dual edge captures are inactive.</p> <p>1 The dual edge captures are active.</p>

Table continues on the next page...

**FTMx\_COMBINE field descriptions (continued)**

Field	Description
2 DECAPEN0	<p>Dual Edge Capture Mode Enable for n = 0</p> <p>Enables the dual edge capture mode in the channels (n) and (n+1). This bit reconfigures the function of MSnA, ELSnB:ELSnA and ELS(n+1)B:ELSnA bits in dual edge capture mode according to <a href="#">Table 44-7</a>.</p> <p>This field applies only when FTMEN = 1.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The dual edge capture mode in this pair of channels is disabled. 1 The dual edge capture mode in this pair of channels is enabled.</p>
1 COMPO	<p>Complement of Channel (n) for n = 0</p> <p>Enables complementary mode for the combined channels. In complementary mode the channel (n+1) output is the inverse of the channel (n) output.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 The channel (n+1) output is the same as the channel (n) output. 1 The channel (n+1) output is the complement of the channel (n) output.</p>
0 COMBINE0	<p>Combine Channels for n = 0</p> <p>Enables the combine feature for channels (n) and (n+1).</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 Channels (n) and (n+1) are independent. 1 Channels (n) and (n+1) are combined.</p>

**44.3.15 Deadtime Insertion Control (FTMx\_DEADTIME)**


This register selects the deadtime prescaler factor and deadtime value. All FTM channels use this clock prescaler and this deadtime value for the deadtime insertion.

Addresses: FTM0\_DEADTIME is 4003\_8000h base + 68h offset = 4003\_8068h

FTM1\_DEADTIME is 4003\_9000h base + 68h offset = 4003\_9068h

FTM2\_DEADTIME is 400B\_8000h base + 68h offset = 400B\_8068h

FTM3\_DEADTIME is 400B\_9000h base + 68h offset = 400B\_9068h



## FTMx\_DEADTIME field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–6 DTPS	<p>Deadtime Prescaler Value</p> <p>Selects the division factor of the system clock. This prescaled clock is used by the deadtime counter. This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0x Divide the system clock by 1.            10 Divide the system clock by 4.            11 Divide the system clock by 16.</p>
5–0 DTVAL	<p>Deadtime Value</p> <p>Selects the deadtime insertion value for the deadtime counter. The deadtime counter is clocked by a scaled version of the system clock. See the description of DTPS.</p> <p>Deadtime insert value = (DTPS × DTVAL).</p> <p>DTVAL selects the number of deadtime counts inserted as follows:</p> <p>When DTVAL is 0, no counts are inserted.            When DTVAL is 1, 1 count is inserted.            When DTVAL is 2, 2 counts are inserted.</p> <p>This pattern continues up to a possible 63 counts.</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p>

### 44.3.16 FTM External Trigger (FTMx\_EXTTRIG)

This register indicates when a channel trigger was generated, enables the generation of a trigger when the FTM counter is equal to its initial value, and selects which channels are used in the generation of the channel triggers. Several channels can be selected to generate multiple triggers in one PWM period.

Channels 6 and 7 are not used to generate channel triggers.

## Memory Map and Register Definition

Addresses: FTM0\_EXTTRIG is 4003\_8000h base + 6Ch offset = 4003\_806Ch

FTM1\_EXTTRIG is 4003\_9000h base + 6Ch offset = 4003\_906Ch

FTM2\_EXTTRIG is 400B\_8000h base + 6Ch offset = 400B\_806Ch

FTM3\_EXTTRIG is 400B\_9000h base + 6Ch offset = 400B\_906Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	Reserved[bit 8]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved[7:0]								TRIGF	INITTRIGEN	CH1TRIG	CH0TRIG	CH5TRIG	CH4TRIG	CH3TRIG	CH2TRIG
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### FTMx\_EXTTRIG field descriptions

Field	Description
31–8 Reserved	This field is reserved.
7 TRIGF	<p>Channel Trigger Flag</p> <p>Set by hardware when a channel trigger is generated. Clear TRIGF by reading EXTTRIG while TRIGF is set and then writing a 0 to TRIGF. Writing a 1 to TRIGF has no effect.</p> <p>If another channel trigger is generated before the clearing sequence is completed, the sequence is reset so TRIGF remains set after the clear sequence is completed for the earlier TRIGF.</p> <p>0 No channel trigger was generated. 1 A channel trigger was generated.</p>
6 INITTRIGEN	<p>Initialization Trigger Enable</p> <p>Enables the generation of the trigger when the FTM counter is equal to the CNTIN register.</p> <p>0 The generation of initialization trigger is disabled. 1 The generation of initialization trigger is enabled.</p>
5 CH1TRIG	<p>Channel 1 Trigger Enable</p> <p>Enable the generation of the channel trigger when the FTM counter is equal to the CnV register.</p> <p>0 The generation of the channel trigger is disabled. 1 The generation of the channel trigger is enabled.</p>
4 CH0TRIG	<p>Channel 0 Trigger Enable</p> <p>Enable the generation of the channel trigger when the FTM counter is equal to the CnV register.</p> <p>0 The generation of the channel trigger is disabled. 1 The generation of the channel trigger is enabled.</p>

Table continues on the next page...

## FTMx\_EXTTRIG field descriptions (continued)

Field	Description
3 CH5TRIG	Channel 5 Trigger Enable Enable the generation of the channel trigger when the FTM counter is equal to the CnV register. 0 The generation of the channel trigger is disabled. 1 The generation of the channel trigger is enabled.
2 CH4TRIG	Channel 4 Trigger Enable Enable the generation of the channel trigger when the FTM counter is equal to the CnV register. 0 The generation of the channel trigger is disabled. 1 The generation of the channel trigger is enabled.
1 CH3TRIG	Channel 3 Trigger Enable Enable the generation of the channel trigger when the FTM counter is equal to the CnV register. 0 The generation of the channel trigger is disabled. 1 The generation of the channel trigger is enabled.
0 CH2TRIG	Channel 2 Trigger Enable Enable the generation of the channel trigger when the FTM counter is equal to the CnV register. 0 The generation of the channel trigger is disabled. 1 The generation of the channel trigger is enabled.

## 44.3.17 Channels Polarity (FTMx\_POL)

This register defines the output polarity of the FTM channels.

**NOTE**

The safe value that is driven in a channel output when the fault control is enabled and a fault condition is detected is the inactive state of the channel. That is, the safe value of a channel is the value of its POL bit.

Addresses: FTM0\_POL is 4003\_8000h base + 70h offset = 4003\_8070h

FTM1\_POL is 4003\_9000h base + 70h offset = 4003\_9070h

FTM2\_POL is 400B\_8000h base + 70h offset = 400B\_8070h

FTM3\_POL is 400B\_9000h base + 70h offset = 400B\_9070h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
R	Reserved																POL7	POL6	POL5	POL4	POL3	POL2	POL1	POL0																
W																																								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0							

## FTMx\_POL field descriptions

Field	Description
31–8 Reserved	This field is reserved.
7 POL7	Channel 7 Polarity Defines the polarity of the channel output. This field is write protected. It can be written only when MODE[WPDIS] = 1.  0 The channel polarity is active high. 1 The channel polarity is active low.
6 POL6	Channel 6 Polarity Defines the polarity of the channel output. This field is write protected. It can be written only when MODE[WPDIS] = 1.  0 The channel polarity is active high. 1 The channel polarity is active low.
5 POL5	Channel 5 Polarity Defines the polarity of the channel output. This field is write protected. It can be written only when MODE[WPDIS] = 1.  0 The channel polarity is active high. 1 The channel polarity is active low.
4 POL4	Channel 4 Polarity Defines the polarity of the channel output. This field is write protected. It can be written only when MODE[WPDIS] = 1.  0 The channel polarity is active high. 1 The channel polarity is active low.
3 POL3	Channel 3 Polarity Defines the polarity of the channel output. This field is write protected. It can be written only when MODE[WPDIS] = 1.  0 The channel polarity is active high. 1 The channel polarity is active low.
2 POL2	Channel 2 Polarity Defines the polarity of the channel output. This field is write protected. It can be written only when MODE[WPDIS] = 1.  0 The channel polarity is active high. 1 The channel polarity is active low.
1 POL1	Channel 1 Polarity Defines the polarity of the channel output. This field is write protected. It can be written only when MODE[WPDIS] = 1.

*Table continues on the next page...*

## FTMx\_POL field descriptions (continued)

Field	Description
	0 The channel polarity is active high. 1 The channel polarity is active low.
0 POL0	Channel 0 Polarity Defines the polarity of the channel output. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 The channel polarity is active high. 1 The channel polarity is active low.

## 44.3.18 Fault Mode Status (FTMx\_FMS)

This register contains the fault detection flags, write protection enable bit, and the logic OR of the enabled fault inputs.

Addresses: FTM0\_FMS is 4003\_8000h base + 74h offset = 4003\_8074h  
 FTM1\_FMS is 4003\_9000h base + 74h offset = 4003\_9074h  
 FTM2\_FMS is 400B\_8000h base + 74h offset = 400B\_8074h  
 FTM3\_FMS is 400B\_9000h base + 74h offset = 400B\_9074h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								FAULTF	WPEN	FAULTIN	0	FAULTF3	FAULTF2	FAULTF1	FAULTF0
W	[Shaded]								0	[Shaded]	[Shaded]	[Shaded]	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## FTMx\_FMS field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

## FTMx\_FMS field descriptions (continued)

Field	Description
7 FAULTF	<p>Fault Detection Flag</p> <p>Represents the logic OR of the individual FAULTF<sub>j</sub> bits (where j = 3, 2, 1, 0). Clear FAULTF by reading the FMS register while FAULTF is set and then writing a 0 to FAULTF while there is no existing fault condition at the enabled fault inputs. Writing a 1 to FAULTF has no effect.</p> <p>If another fault condition is detected in an enabled fault input before the clearing sequence is completed, the sequence is reset so FAULTF remains set after the clearing sequence is completed for the earlier fault condition. FAULTF is also cleared when FAULTF<sub>j</sub> bits are cleared individually.</p> <p>0 No fault condition was detected. 1 A fault condition was detected.</p>
6 WPEN	<p>Write Protection Enable</p> <p>The WPEN bit is the negation of the WPDIS bit. WPEN is set when 1 is written to it. WPEN is cleared when WPEN bit is read as a 1 and then 1 is written to WPDIS. Writing 0 to WPEN has no effect.</p> <p>0 Write protection is disabled. Write protected bits can be written. 1 Write protection is enabled. Write protected bits cannot be written.</p>
5 FAULTIN	<p>Fault Inputs</p> <p>Represents the logic OR of the enabled fault inputs after their filter (if their filter is enabled) when fault control is enabled.</p> <p>0 The logic OR of the enabled fault inputs is 0. 1 The logic OR of the enabled fault inputs is 1.</p>
4 Reserved	This read-only field is reserved and always has the value zero.
3 FAULTF3	<p>Fault Detection Flag 3</p> <p>Set by hardware when fault control is enabled, the corresponding fault input is enabled and a fault condition is detected at the fault input.</p> <p>Clear FAULTF3 by reading the FMS register while FAULTF3 is set and then writing a 0 to FAULTF3 while there is no existing fault condition at the the corresponding fault input. Writing a 1 to FAULTF3 has no effect. FAULTF3 bit is also cleared when FAULTF bit is cleared.</p> <p>If another fault condition is detected at the corresponding fault input before the clearing sequence is completed, the sequence is reset so FAULTF3 remains set after the clearing sequence is completed for the earlier fault condition.</p> <p>0 No fault condition was detected at the fault input. 1 A fault condition was detected at the fault input.</p>
2 FAULTF2	<p>Fault Detection Flag 2</p> <p>Set by hardware when fault control is enabled, the corresponding fault input is enabled and a fault condition is detected at the fault input.</p> <p>Clear FAULTF2 by reading the FMS register while FAULTF2 is set and then writing a 0 to FAULTF2 while there is no existing fault condition at the the corresponding fault input. Writing a 1 to FAULTF2 has no effect. FAULTF2 bit is also cleared when FAULTF bit is cleared.</p> <p>If another fault condition is detected at the corresponding fault input before the clearing sequence is completed, the sequence is reset so FAULTF2 remains set after the clearing sequence is completed for the earlier fault condition.</p>

*Table continues on the next page...*

## FTMx\_FMS field descriptions (continued)

Field	Description
	0 No fault condition was detected at the fault input. 1 A fault condition was detected at the fault input.
1 FAULTF1	Fault Detection Flag 1  Set by hardware when fault control is enabled, the corresponding fault input is enabled and a fault condition is detected at the fault input.  Clear FAULTF1 by reading the FMS register while FAULTF1 is set and then writing a 0 to FAULTF1 while there is no existing fault condition at the the corresponding fault input. Writing a 1 to FAULTF1 has no effect. FAULTF1 bit is also cleared when FAULTF bit is cleared.  If another fault condition is detected at the corresponding fault input before the clearing sequence is completed, the sequence is reset so FAULTF1 remains set after the clearing sequence is completed for the earlier fault condition.  0 No fault condition was detected at the fault input. 1 A fault condition was detected at the fault input.
0 FAULTF0	Fault Detection Flag 0  Set by hardware when fault control is enabled, the corresponding fault input is enabled and a fault condition is detected at the fault input.  Clear FAULTF0 by reading the FMS register while FAULTF0 is set and then writing a 0 to FAULTF0 while there is no existing fault condition at the the corresponding fault input. Writing a 1 to FAULTF0 has no effect. FAULTF0 bit is also cleared when FAULTF bit is cleared.  If another fault condition is detected at the corresponding fault input before the clearing sequence is completed, the sequence is reset so FAULTF0 remains set after the clearing sequence is completed for the earlier fault condition.  0 No fault condition was detected at the fault input. 1 A fault condition was detected at the fault input.

### 44.3.19 Input Capture Filter Control (FTMx\_FILTER)

This register selects the filter value for the inputs of channels.

Channels 4, 5, 6 and 7 do not have an input filter.

#### NOTE

Writing to the FILTER register has immediate effect and must be done only when the channels 0, 1, 2, and 3 are not in input modes. Failure to do this could result in a missing valid signal.

## Memory Map and Register Definition

Addresses: FTM0\_FILTER is 4003\_8000h base + 78h offset = 4003\_8078h

FTM1\_FILTER is 4003\_9000h base + 78h offset = 4003\_9078h

FTM2\_FILTER is 400B\_8000h base + 78h offset = 400B\_8078h

FTM3\_FILTER is 400B\_9000h base + 78h offset = 400B\_9078h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved																CH3FVAL				CH2FVAL				CH1FVAL				CH0FVAL			
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### FTMx\_FILTER field descriptions

Field	Description
31–16 Reserved	This field is reserved.
15–12 CH3FVAL	Channel 3 Input Filter Selects the filter value for the channel input. The filter is disabled when the value is zero.
11–8 CH2FVAL	Channel 2 Input Filter Selects the filter value for the channel input. The filter is disabled when the value is zero.
7–4 CH1FVAL	Channel 1 Input Filter Selects the filter value for the channel input. The filter is disabled when the value is zero.
3–0 CH0FVAL	Channel 0 Input Filter Selects the filter value for the channel input. The filter is disabled when the value is zero.

### 44.3.20 Fault Control (FTMx\_FLTCTRL)

This register selects the filter value for the fault inputs, enables the fault inputs and the fault inputs filter.

Addresses: FTM0\_FLTCTRL is 4003\_8000h base + 7Ch offset = 4003\_807Ch  
 FTM1\_FLTCTRL is 4003\_9000h base + 7Ch offset = 4003\_907Ch  
 FTM2\_FLTCTRL is 400B\_8000h base + 7Ch offset = 400B\_807Ch  
 FTM3\_FLTCTRL is 400B\_9000h base + 7Ch offset = 400B\_907Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0				FFVAL				FFLTR3EN	FFLTR2EN	FFLTR1EN	FFLTR0EN	FAULT3EN	FAULT2EN	FAULT1EN	FAULT0EN
W	[Greyed out]				[Greyed out]				[Greyed out]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**FTMx\_FLTCTRL field descriptions**

Field	Description
31–12 Reserved	This read-only field is reserved and always has the value zero.
11–8 FFVAL	Fault Input Filter Selects the filter value for the fault inputs. The fault filter is disabled when the value is zero. <b>NOTE:</b> Writing to this field has immediate effect and must be done only when the fault control or all fault inputs are disabled. Failure to do this could result in a missing fault detection.
7 FFLTR3EN	Fault Input 3 Filter Enable Enables the filter for the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 Fault input filter is disabled. 1 Fault input filter is enabled.
6 FFLTR2EN	Fault Input 2 Filter Enable Enables the filter for the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1.

*Table continues on the next page...*

## FTMx\_FLTCTRL field descriptions (continued)

Field	Description
	0 Fault input filter is disabled. 1 Fault input filter is enabled.
5 FFLTR1EN	Fault Input 1 Filter Enable Enables the filter for the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 Fault input filter is disabled. 1 Fault input filter is enabled.
4 FFLTR0EN	Fault Input 0 Filter Enable Enables the filter for the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 Fault input filter is disabled. 1 Fault input filter is enabled.
3 FAULT3EN	Fault Input 3 Enable Enables the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 Fault input is disabled. 1 Fault input is enabled.
2 FAULT2EN	Fault Input 2 Enable Enables the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 Fault input is disabled. 1 Fault input is enabled.
1 FAULT1EN	Fault Input 1 Enable Enables the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 Fault input is disabled. 1 Fault input is enabled.
0 FAULT0EN	Fault Input 0 Enable Enables the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 Fault input is disabled. 1 Fault input is enabled.

### 44.3.21 Quadrature Decoder Control and Status (FTMx\_QDCTRL)


This register has the control and status bits for the quadrature decoder mode.

Addresses: FTM0\_QDCTRL is 4003\_8000h base + 80h offset = 4003\_8080h

FTM1\_QDCTRL is 4003\_9000h base + 80h offset = 4003\_9080h

FTM2\_QDCTRL is 400B\_8000h base + 80h offset = 400B\_8080h

FTM3\_QDCTRL is 400B\_9000h base + 80h offset = 400B\_9080h



**FTMx\_QDCTRL field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 PHAFLTREN	Phase A Input Filter Enable  Enables the filter for the quadrature decoder phase A input. The filter value for the phase A input is defined by the CH0FVAL field of FILTER. The phase A filter is also disabled when CH0FVAL is zero.  0 Phase A input filter is disabled. 1 Phase A input filter is enabled.
6 PHBFLTREN	Phase B Input Filter Enable  Enables the filter for the quadrature decoder phase B input. The filter value for the phase B input is defined by the CH1FVAL field of FILTER. The phase B filter is also disabled when CH1FVAL is zero.  0 Phase B input filter is disabled. 1 Phase B input filter is enabled.

*Table continues on the next page...*

## FTMx\_QDCTRL field descriptions (continued)

Field	Description
5 PHAPOL	<p>Phase A Input Polarity</p> <p>Selects the polarity for the quadrature decoder phase A input.</p> <p>0 Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal.</p> <p>1 Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal.</p>
4 PHBPOL	<p>Phase B Input Polarity</p> <p>Selects the polarity for the quadrature decoder phase B input.</p> <p>0 Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal.</p> <p>1 Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal.</p>
3 QUADMODE	<p>Quadrature Decoder Mode</p> <p>Selects the encoding mode used in the quadrature decoder mode.</p> <p>0 Phase A and phase B encoding mode.</p> <p>1 Count and direction encoding mode.</p>
2 QUADIR	<p>FTM Counter Direction in Quadrature Decoder Mode</p> <p>Indicates the counting direction.</p> <p>0 Counting direction is decreasing (FTM counter decrement).</p> <p>1 Counting direction is increasing (FTM counter increment).</p>
1 TOFDIR	<p>Timer Overflow Direction in Quadrature Decoder Mode</p> <p>Indicates if the TOF bit was set on the top or the bottom of counting.</p> <p>0 TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register).</p> <p>1 TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register).</p>
0 QUADEN	<p>Quadrature Decoder Mode Enable</p> <p>Enables the quadrature decoder mode. In this mode, the phase A and B input signals control the FTM counter direction. The quadrature decoder mode has precedence over the other modes. (See <a href="#">Table 44-7</a>.)</p> <p>This field is write protected. It can be written only when MODE[WPDIS] = 1.</p> <p>0 Quadrature decoder mode is disabled.</p> <p>1 Quadrature decoder mode is enabled.</p>

### 44.3.22 Configuration (FTMx\_CONF)

This register selects the number of times that the FTM counter overflow should occur before the TOF bit to be set, the FTM behavior in BDM modes, the use of an external global time base, and the global time base signal generation.

Addresses: FTM0\_CONF is 4003\_8000h base + 84h offset = 4003\_8084h  
 FTM1\_CONF is 4003\_9000h base + 84h offset = 4003\_9084h  
 FTM2\_CONF is 400B\_8000h base + 84h offset = 400B\_8084h  
 FTM3\_CONF is 400B\_9000h base + 84h offset = 400B\_9084h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0					GTBEOUT	GTBEEN	0	BDMMODE		0	NUMTOF				
W	[Shaded]					[Shaded]	[Shaded]	[Shaded]	[Shaded]		[Shaded]	[Shaded]				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**FTMx\_CONF field descriptions**

Field	Description
31–11 Reserved	This read-only field is reserved and always has the value zero.
10 GTBEOUT	Global time base output Enables the global time base signal generation to other FTMs. 0 A global time base signal generation is disabled. 1 A global time base signal generation is enabled.
9 GTBEEN	Global time base enable Configures the FTM to use an external global time base signal that is generated by another FTM. 0 Use of an external global time base is disabled. 1 Use of an external global time base is enabled.
8 Reserved	This read-only field is reserved and always has the value zero.
7–6 BDMMODE	BDM Mode Selects the FTM behavior in BDM mode. See <a href="#">BDM Mode</a> .

*Table continues on the next page...*

**FTMx\_CONF field descriptions (continued)**

Field	Description
5 Reserved	This read-only field is reserved and always has the value zero.
4–0 NUMTOF	TOF Frequency Selects the ratio between the number of counter overflows to the number of times the TOF bit is set. NUMTOF = 0: The TOF bit is set for each counter overflow. NUMTOF = 1: The TOF bit is set for the first counter overflow but not for the next overflow. NUMTOF = 2: The TOF bit is set for the first counter overflow but not for the next 2 overflows. NUMTOF = 3: The TOF bit is set for the first counter overflow but not for the next 3 overflows. This pattern continues up to a maximum of 31.

**44.3.23 FTM Fault Input Polarity (FTMx\_FLTPOL)**


This register defines the fault inputs polarity.

Addresses: FTM0\_FLTPOL is 4003\_8000h base + 88h offset = 4003\_8088h

FTM1\_FLTPOL is 4003\_9000h base + 88h offset = 4003\_9088h

FTM2\_FLTPOL is 400B\_8000h base + 88h offset = 400B\_8088h

FTM3\_FLTPOL is 400B\_9000h base + 88h offset = 400B\_9088h



**FTMx\_FLTPOL field descriptions**

Field	Description
31–4 Reserved	This read-only field is reserved and always has the value zero.
3 FLT3POL	Fault Input 3 Polarity Defines the polarity of the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1.

Table continues on the next page...


**FTMx\_FLTPOL field descriptions (continued)**

Field	Description
	0 The fault input polarity is active high. A one at the fault input indicates a fault. 1 The fault input polarity is active low. A zero at the fault input indicates a fault.
2 FLT2POL	Fault Input 2 Polarity Defines the polarity of the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 The fault input polarity is active high. A one at the fault input indicates a fault. 1 The fault input polarity is active low. A zero at the fault input indicates a fault.
1 FLT1POL	Fault Input 1 Polarity Defines the polarity of the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 The fault input polarity is active high. A one at the fault input indicates a fault. 1 The fault input polarity is active low. A zero at the fault input indicates a fault.
0 FLT0POL	Fault Input 0 Polarity Defines the polarity of the fault input. This field is write protected. It can be written only when MODE[WPDIS] = 1. 0 The fault input polarity is active high. A one at the fault input indicates a fault. 1 The fault input polarity is active low. A zero at the fault input indicates a fault.

### 44.3.24 Synchronization Configuration (FTMx\_SYNCONF)

This register selects the PWM synchronization configuration, SWOCTRL, INVCTRL and CNTIN registers synchronization, if FTM clears the TRIGj bit (where j = 0, 1, 2) when the hardware trigger j is detected.

Addresses: FTM0\_SYNCONF is 4003\_8000h base + 8Ch offset = 4003\_808Ch  
 FTM1\_SYNCONF is 4003\_9000h base + 8Ch offset = 4003\_908Ch  
 FTM2\_SYNCONF is 400B\_8000h base + 8Ch offset = 400B\_808Ch  
 FTM3\_SYNCONF is 400B\_9000h base + 8Ch offset = 400B\_908Ch



FTMx\_SYNCONF field descriptions

Field	Description
31–21 Reserved	This read-only field is reserved and always has the value zero.
20 HWSOC	Software output control synchronization is activated by a hardware trigger. 0 A hardware trigger does not activate the SWOCTRL register synchronization. 1 A hardware trigger activates the SWOCTRL register synchronization.
19 HWINVC	Inverting control synchronization is activated by a hardware trigger. 0 A hardware trigger does not activate the INVCTRL register synchronization. 1 A hardware trigger activates the INVCTRL register synchronization.
18 HWOM	Output mask synchronization is activated by a hardware trigger. 0 A hardware trigger does not activate the OUTMASK register synchronization. 1 A hardware trigger activates the OUTMASK register synchronization.
17 HWWRBUF	MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.

Table continues on the next page...

## FTMx\_SYNCONF field descriptions (continued)

Field	Description
	0 A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization. 1 A hardware trigger activates MOD, CNTIN, and CV registers synchronization.
16 HWRSTCNT	FTM counter synchronization is activated by a hardware trigger. 0 A hardware trigger does not activate the FTM counter synchronization. 1 A hardware trigger activates the FTM counter synchronization.
15–13 Reserved	This read-only field is reserved and always has the value zero.
12 SWSOC	Software output control synchronization is activated by the software trigger. 0 The software trigger does not activate the SWOCTRL register synchronization. 1 The software trigger activates the SWOCTRL register synchronization.
11 SWINVC	Inverting control synchronization is activated by the software trigger. 0 The software trigger does not activate the INVCTRL register synchronization. 1 The software trigger activates the INVCTRL register synchronization.
10 SWOM	Output mask synchronization is activated by the software trigger. 0 The software trigger does not activate the OUTMASK register synchronization. 1 The software trigger activates the OUTMASK register synchronization.
9 SWWRBUF	MOD, CNTIN, and CV registers synchronization is activated by the software trigger. 0 The software trigger does not activate MOD, CNTIN, and CV registers synchronization. 1 The software trigger activates MOD, CNTIN, and CV registers synchronization.
8 SWRSTCNT	FTM counter synchronization is activated by the software trigger. 0 The software trigger does not activate the FTM counter synchronization. 1 The software trigger activates the FTM counter synchronization.
7 SYNCMODE	Synchronization Mode Selects the PWM synchronization mode. 0 Legacy PWM synchronization is selected. 1 Enhanced PWM synchronization is selected.
6 Reserved	This read-only field is reserved and always has the value zero.
5 SWOC	SWOCTRL register synchronization 0 SWOCTRL register is updated with its buffer value at all rising edges of system clock. 1 SWOCTRL register is updated with its buffer value by the PWM synchronization.
4 INVC	INVCTRL register synchronization 0 INVCTRL register is updated with its buffer value at all rising edges of system clock. 1 INVCTRL register is updated with its buffer value by the PWM synchronization.
3 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

**FTMx\_SYNCONF field descriptions (continued)**

Field	Description
2 CNTINC	CNTIN register synchronization 0 CNTIN register is updated with its buffer value at all rising edges of system clock. 1 CNTIN register is updated with its buffer value by the PWM synchronization.
1 Reserved	This read-only field is reserved and always has the value zero.
0 HWTRIGMODE	Hardware Trigger Mode 0 FTM clears the TRIGj bit when the hardware trigger j is detected. 1 FTM does not clear the TRIGj bit when the hardware trigger j is detected.

**44.3.25 FTM Inverting Control (FTMx\_INVCTRL)**

This register controls controls when the channel (n) output becomes the channel (n+1) output, and channel (n+1) output becomes the channel (n) output. Each INVmEN bit enables the inverting operation for the corresponding pair channels m.


This register has a write buffer. The INVmEN bit is updated by the INVCTRL register synchronization.

Addresses: FTM0\_INVCTRL is 4003\_8000h base + 90h offset = 4003\_8090h

FTM1\_INVCTRL is 4003\_9000h base + 90h offset = 4003\_9090h

FTM2\_INVCTRL is 400B\_8000h base + 90h offset = 400B\_8090h

FTM3\_INVCTRL is 400B\_9000h base + 90h offset = 400B\_9090h



**FTMx\_INVCTRL field descriptions**

Field	Description
31–4 Reserved	This read-only field is reserved and always has the value zero.
3 INV3EN	Pair Channels 3 Inverting Enable 0 Inverting is disabled. 1 Inverting is enabled.
2 INV2EN	Pair Channels 2 Inverting Enable 0 Inverting is disabled. 1 Inverting is enabled.

Table continues on the next page...

## FTMx\_INVCTRL field descriptions (continued)

Field	Description
1 INV1EN	Pair Channels 1 Inverting Enable 0 Inverting is disabled. 1 Inverting is enabled.
0 INV0EN	Pair Channels 0 Inverting Enable 0 Inverting is disabled. 1 Inverting is enabled.

## 44.3.26 FTM Software Output Control (FTMx\_SWOCTRL)

This register enables software control of channel (n) output and defines the value forced to the channel (n) output:

- The CHnOC bits enable the control of the corresponding channel (n) output by software.
- The CHnOCV bits select the value that is forced at the corresponding channel (n) output.

This register has a write buffer. The fields are updated by the SWOCTRL register synchronization.

Addresses: FTM0\_SWOCTRL is 4003\_8000h base + 94h offset = 4003\_8094h

FTM1\_SWOCTRL is 4003\_9000h base + 94h offset = 4003\_9094h

FTM2\_SWOCTRL is 400B\_8000h base + 94h offset = 400B\_8094h

FTM3\_SWOCTRL is 400B\_9000h base + 94h offset = 400B\_9094h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CH7OCV	CH6OCV	CH5OCV	CH4OCV	CH3OCV	CH2OCV	CH1OCV	CH0OCV	CH7OC	CH6OC	CH5OC	CH4OC	CH3OC	CH2OC	CH1OC	CH0OC
W	CH7OCV	CH6OCV	CH5OCV	CH4OCV	CH3OCV	CH2OCV	CH1OCV	CH0OCV	CH7OC	CH6OC	CH5OC	CH4OC	CH3OC	CH2OC	CH1OC	CH0OC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## FTMx\_SWOCTRL field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15 CH7OCV	Channel 7 Software Output Control Value 0 The software output control forces 0 to the channel output. 1 The software output control forces 1 to the channel output.
14 CH6OCV	Channel 6 Software Output Control Value 0 The software output control forces 0 to the channel output. 1 The software output control forces 1 to the channel output.
13 CH5OCV	Channel 5 Software Output Control Value 0 The software output control forces 0 to the channel output. 1 The software output control forces 1 to the channel output.
12 CH4OCV	Channel 4 Software Output Control Value 0 The software output control forces 0 to the channel output. 1 The software output control forces 1 to the channel output.
11 CH3OCV	Channel 3 Software Output Control Value 0 The software output control forces 0 to the channel output. 1 The software output control forces 1 to the channel output.
10 CH2OCV	Channel 2 Software Output Control Value 0 The software output control forces 0 to the channel output. 1 The software output control forces 1 to the channel output.
9 CH1OCV	Channel 1 Software Output Control Value 0 The software output control forces 0 to the channel output. 1 The software output control forces 1 to the channel output.
8 CH0OCV	Channel 0 Software Output Control Value 0 The software output control forces 0 to the channel output. 1 The software output control forces 1 to the channel output.
7 CH7OC	Channel 7 Software Output Control Enable 0 The channel output is not affected by software output control. 1 The channel output is affected by software output control.
6 CH6OC	Channel 6 Software Output Control Enable 0 The channel output is not affected by software output control. 1 The channel output is affected by software output control.
5 CH5OC	Channel 5 Software Output Control Enable 0 The channel output is not affected by software output control. 1 The channel output is affected by software output control.

*Table continues on the next page...*

**FTMx\_SWOCTRL field descriptions (continued)**

<b>Field</b>	<b>Description</b>
4 CH4OC	Channel 4 Software Output Control Enable 0 The channel output is not affected by software output control. 1 The channel output is affected by software output control.
3 CH3OC	Channel 3 Software Output Control Enable 0 The channel output is not affected by software output control. 1 The channel output is affected by software output control.
2 CH2OC	Channel 2 Software Output Control Enable 0 The channel output is not affected by software output control. 1 The channel output is affected by software output control.
1 CH1OC	Channel 1 Software Output Control Enable 0 The channel output is not affected by software output control. 1 The channel output is affected by software output control.
0 CH0OC	Channel 0 Software Output Control Enable 0 The channel output is not affected by software output control. 1 The channel output is affected by software output control.

### 44.3.27 FTM PWM Load (FTMx\_PWMLOAD)


Enables the loading of the MOD, CNTIN, C(n)V, and C(n+1)V registers with the values of their write buffers when the FTM counter changes from the MOD register value to its next value or when a channel (j) match occurs. A match occurs for the channel (j) when FTM counter = C(j)V.

Addresses: FTM0\_PWMLOAD is 4003\_8000h base + 98h offset = 4003\_8098h

FTM1\_PWMLOAD is 4003\_9000h base + 98h offset = 4003\_9098h

FTM2\_PWMLOAD is 400B\_8000h base + 98h offset = 400B\_8098h

FTM3\_PWMLOAD is 400B\_9000h base + 98h offset = 400B\_9098h



**FTMx\_PWMLOAD field descriptions**

Field	Description
31–10 Reserved	This read-only field is reserved and always has the value zero.
9 LDOK	Load Enable Enables the loading of the MOD, CNTIN, and CV registers with the values of their write buffers.  0 Loading updated values is disabled. 1 Loading updated values is enabled.
8 Reserved	This read-only field is reserved and always has the value zero.
7 CH7SEL	Channel 7 Select  0 Do not include the channel in the matching process. 1 Include the channel in the matching process.
6 CH6SEL	Channel 6 Select  0 Do not include the channel in the matching process. 1 Include the channel in the matching process.

Table continues on the next page...

**FTMx\_PWMLOAD field descriptions (continued)**

<b>Field</b>	<b>Description</b>
5 CH5SEL	Channel 5 Select  0 Do not include the channel in the matching process. 1 Include the channel in the matching process.
4 CH4SEL	Channel 4 Select  0 Do not include the channel in the matching process. 1 Include the channel in the matching process.
3 CH3SEL	Channel 3 Select  0 Do not include the channel in the matching process. 1 Include the channel in the matching process.
2 CH2SEL	Channel 2 Select  0 Do not include the channel in the matching process. 1 Include the channel in the matching process.
1 CH1SEL	Channel 1 Select  0 Do not include the channel in the matching process. 1 Include the channel in the matching process.
0 CH0SEL	Channel 0 Select  0 Do not include the channel in the matching process. 1 Include the channel in the matching process.


## 44.4 Functional Description

The following sections describe the FTM features.

The notation used in this document to represent the counters and the generation of the signals is shown in the following figure.

## Functional Description

FTM counting is up.  
Channel (n) is in high-true EPWM mode.  
PS[2:0] = 001  
CNTIN = 0x0000  
MOD = 0x0004  
CnV = 0x0002



**Figure 44-207. Notation Used**

### 44.4.1 Clock Source

FTM module has only one clock domain that is the system clock.

#### 44.4.1.1 Counter Clock Source

The CLKS[1:0] bits in the SC register select one of three possible clock sources for the FTM counter or disable the FTM counter. After any MCU reset, CLKS[1:0] = 0:0 so no clock source is selected.


The CLKS[1:0] bits may be read or written at any time. Disabling the FTM counter by writing 0:0 to the CLKS[1:0] bits does not affect the FTM counter value or other registers.

The fixed frequency clock is an alternative clock source for the FTM counter that allows the selection of a clock other than the system clock or an external clock. This clock input is defined by chip integration. Refer the chip specific documentation for further information. Due to FTM hardware implementation limitations, the frequency of the fixed frequency clock must not exceed 1/2 of the system clock frequency.

The external clock passes through a synchronizer clocked by the system clock to assure that counter transitions are properly aligned to system clock transitions. Therefore, to meet Nyquist criteria considering also jitter, the frequency of the external clock source must not exceed 1/4 of the system clock frequency.

## 44.4.2 Prescaler

The selected counter clock source passes through a prescaler that is a 7-bit counter. The value of the prescaler is selected by the PS[2:0] bits. The following figure shows an example of the prescaler counter and FTM counter.



**Figure 44-208. Example of the Prescaler Counter**

## 44.4.3 Counter

The FTM has a 16-bit counter that is used by the channels either for input or output modes. The FTM counter clock is the selected clock divided by the prescaler.

The FTM counter has these modes of operation:

- up counting (see [Up Counting](#))
- up-down counting (see [Up-Down Counting](#))
- quadrature mode (see [Quadrature Decoder Mode](#))

### 44.4.3.1 Up Counting

Up counting is selected when (QUADEN = 0) and (CPWMS = 0).


CNTIN defines the starting value of the count and MOD defines the final value of the count (see the following figure). The value of CNTIN is loaded into the FTM counter, and the counter increments until the value of MOD is reached, at which point the counter is reloaded with the value of CNTIN.

## Functional Description

The FTM period when using up counting is  $(MOD - CNTIN + 0x0001) \times$  period of the FTM counter clock.

The TOF bit is set when the FTM counter changes from MOD to CNTIN.

FTM counting is up.  
CNTIN = 0xFFFC (in two's complement is equal to -4)  
MOD = 0x0004




**Figure 44-209. Example of FTM Up and Signed Counting**

If  $(CNTIN = 0x0000)$ , the FTM counting is equivalent to TPM up counting (that is, up and unsigned counting) (see the following figure). If  $(CNTIN[15] = 1)$ , then the initial value of the FTM counter is a negative number in two's complement, so the FTM counting is up and signed. Conversely if  $(CNTIN[15] = 0$  and  $CNTIN \neq 0x0000)$ , then the initial value of the FTM counter is a positive number, so the FTM counting is up and unsigned.

FTM counting is up

CNTIN = 0x0000

MOD = 0x0004




**Figure 44-210. Example of FTM Up Counting with CNTIN = 0x0000**

### Note

- FTM operation is only valid when the value of the CNTIN register is less than the value of the MOD register (either in the unsigned counting or signed counting). It is the responsibility of the software to ensure that the values in the CNTIN and MOD registers meet this requirement. Any values of CNTIN and MOD that do not satisfy this criteria can result in unpredictable behavior.
- MOD = CNTIN is a redundant condition. In this case, the FTM counter is always equal to MOD and the TOF bit is set in each rising edge of the FTM counter clock.
- When MOD = 0x0000, CNTIN = 0x0000 (for example after reset), and FTMEN = 1, the FTM counter remains stopped at 0x0000 until a non-zero value is written into the MOD or CNTIN registers.
- Setting CNTIN to be greater than the value of MOD is not recommended as this unusual setting may make the FTM operation difficult to comprehend. However, there is no restriction on this configuration, and an example is shown in the following figure.

## Functional Description

FTM counting is up  
MOD = 0x0005  
CNTIN = 0x0015



**Figure 44-211. Example of Up Counting When the Value of CNTIN Is Greater Than the Value of MOD**

### 44.4.3.2 Up-Down Counting

Up-down counting is selected when (QUADEN= 0) and (CPWMS = 1).

CNTIN defines the starting value of the count and MOD defines the final value of the count. The value of CNTIN is loaded into the FTM counter, and the counter increments until the value of MOD is reached, at which point the counter is decremented until it returns to the value of CNTIN and the up-down counting restarts.

The FTM period when using up-down counting is  $2 \times (\text{MOD} - \text{CNTIN}) \times \text{period of the FTM counter clock}$ .

The TOF bit is set when the FTM counter changes from MOD to (MOD – 1).

If (CNTIN = 0x0000), the FTM counting is equivalent to TPM up-down counting (that is, up-down and unsigned counting) (see the following figure).

FTM counting is up-down  
 CNTIN = 0x0000  
 MOD = 0x0004




Figure 44-212. Example of Up-Down Counting When CNTIN = 0x0000

**Note**

It is expected that the up-down counting be used only with CNTIN = 0x0000.

**44.4.3.3 Free Running Counter**

If (FTMEN = 0) and (MOD = 0x0000 or MOD = 0xFFFF), the FTM counter is a free running counter. In this case, the FTM counter runs free from 0x0000 through 0xFFFF and the TOF bit is set when the FTM counter changes from 0xFFFF to 0x0000 (see the following figure).

FTMEN = 0  
 MOD = 0x0000




Figure 44-213. Example When the FTM Counter Is a Free Running

If (FTMEN = 1), (QUADEN = 0), (CPWMS = 0), (CNTIN = 0x0000), and (MOD = 0xFFFF), the FTM counter is a free running counter. In this case, the FTM counter runs free from 0x0000 through 0xFFFF and the TOF bit is set when the FTM counter changes from 0xFFFF to 0x0000.

### 44.4.3.4 Counter Reset

Any write to CNT resets the FTM counter to the value in the CNTIN register and the channels output to its initial value (except for channels in output compare mode).

The FTM counter synchronization (see [FTM Counter Synchronization](#)) can also be used to force the value of CNTIN into the FTM counter and the channels output to its initial value (except for channels in output compare mode).

### 44.4.3.5 When the TOF Bit is Set

The NUMTOF[4:0] bits define the number of times that the FTM counter overflow should occur before the TOF bit to be set. If NUMTOF[4:0] = 0x00, then the TOF bit is set at each FTM counter overflow.




Figure 44-214. Periodic TOF When NUMTOF = 0x02




Figure 44-215. Periodic TOF When NUMTOF = 0x00

### 44.4.4 Input Capture Mode


The input capture mode is selected when (DECAPEN = 0), (COMBINE = 0), (CPWMS = 0), (MSnB:MSnA = 0:0), and (ELSnB:ELSnA ≠ 0:0).

When a selected edge occurs on the channel input, the current value of the FTM counter is captured into the CnV register, at the same time the CHnF bit is set and the channel interrupt is generated if enabled by CHnIE = 1 (see the following figure).

When a channel is configured for input capture, the FTMxCHn pin is an edge-sensitive input. ELSnB:ELSnA control bits determine which edge, falling or rising, triggers input-capture event. Note that the maximum frequency for the channel input signal to be detected correctly is system clock divided by 4, which is required to meet Nyquist criteria for signal sampling.

Writes to the CnV register is ignored in input capture mode.

While in BDM, the input capture function works as configured. When a selected edge event occurs, the FTM counter value (which is frozen because of BDM) is captured into the CnV register and the CHnF bit is set.



**Figure 44-216. Input Capture Mode**

If the channel input does not have a filter enabled, then the input signal is always delayed 3 rising edges of the system clock (two rising edges to the synchronizer plus one more rising edge to the edge detector). In other words, the CHnF bit is set on the third rising edge of the system clock after a valid edge occurs on the channel input.

### Note


It is expected that the input capture mode be used only with CNTIN = 0x0000.

#### 44.4.4.1 Filter for Input Capture Mode

The filter function is only available on channels 0, 1, 2, and 3.

## Functional Description

Firstly the input signal is synchronized by the system clock. Following synchronization, the input signal enters the filter block (see the following figure). When there is a state change in the input signal, the 5-bit counter is reset and starts counting up. As long as the new state is stable on the input, the counter continues to increment. If the 5-bit counter overflows (the counter exceeds the value of the CHnFVAL[3:0] bits), the state change of the input signal is validated. It is then transmitted as a pulse edge to the edge detector.




**Figure 44-217. Channel Input Filter**

If the opposite edge appears on the input signal before validation (counter overflow), the counter is reset. At the next input transition, the counter starts counting again. Any pulse that is shorter than the minimum value selected by CHnFVAL[3:0] bits ( $\times 4$  system clocks) is regarded as a glitch and is not passed on to the edge detector. A timing diagram of the input filter is shown in the following figure.

The filter function is disabled when CHnFVAL[3:0] bits are zero. In this case, the input signal is delayed 3 rising edges of the system clock. If  $(\text{CHnFVAL}[3:0] \neq 0000)$ , then the input signal is delayed by the minimum pulse width  $(\text{CHnFVAL}[3:0] \times 4 \text{ system clocks})$  plus a further 4 rising edges of the system clock (two rising edges to the synchronizer, one rising edge to the filter output plus one more to the edge detector). In other words, CHnF is set  $(4 + 4 \times \text{CHnFVAL}[3:0])$  system clock periods after a valid edge occurs on the channel input.

The clock for the 5-bit counter in the channel input filter is the system clock divided by 4.



**Figure 44-218. Channel Input Filter Example**

### 44.4.5 Output Compare Mode


The output compare mode is selected when (DECAPEN = 0), (COMBINE = 0), (CPWMS = 0), and (MSnB:MSnA = 0:1).

In output compare mode, the FTM can generate timed pulses with programmable position, polarity, duration, and frequency. When the counter matches the value in the CnV register of an output compare channel, the channel (n) output can be set, cleared, or toggled.

When a channel is initially configured to toggle mode, the previous value of the channel output is held until the first output compare event occurs.


The CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1) at the channel (n) match (FTM counter = CnV).

MOD = 0x0005  
CnV = 0x0003



**Figure 44-219. Example of the Output Compare Mode when the Match Toggles the Channel Output**


MOD = 0x0005  
CnV = 0x0003



**Figure 44-220. Example of the Output Compare Mode when the Match Clears the Channel Output**

## Functional Description

MOD = 0x0005  
CnV = 0x0003



**Figure 44-221. Example of the Output Compare Mode when the Match Sets the Channel Output**

It is possible to use the output compare mode with (ELSnB:ELSnA = 0:0). In this case, when the counter reaches the value in the CnV register, the CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1), however the channel (n) output is not modified and controlled by FTM.

### Note

It is expected that the output compare mode be used only with CNTIN = 0x0000.


## 44.4.6 Edge-Aligned PWM (EPWM) Mode

The edge-aligned mode is selected when (QUADEN = 0), (DECAPEN = 0), (COMBINE = 0), (CPWMS = 0), and (MSnB = 1).

The EPWM period is determined by (MOD – CNTIN + 0x0001) and the pulse width (duty cycle) is determined by (CnV – CNTIN).

The CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1) at the channel (n) match (FTM counter = CnV), that is, at the end of the pulse width.


This type of PWM signal is called edge-aligned because the leading edges of all PWM signals are aligned with the beginning of the period, which is the same for all channels within an FTM.



**Figure 44-222. EPWM Period and Pulse Width with ELSnB:ELSnA = 1:0**


If (ELSnB:ELSnA = 0:0) when the counter reaches the value in the CnV register, the CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1), however the channel (n) output is not controlled by FTM.

If (ELSnB:ELSnA = 1:0), then the channel (n) output is forced high at the counter overflow (when the CNTIN register value is loaded into the FTM counter), and it is forced low at the channel (n) match (FTM counter = CnV) (see the following figure).



**Figure 44-223. EPWM Signal with ELSnB:ELSnA = 1:0**

If (ELSnB:ELSnA = X:1), then the channel (n) output is forced low at the counter overflow (when the CNTIN register value is loaded into the FTM counter), and it is forced high at the channel (n) match (FTM counter = CnV) (see the following figure).



**Figure 44-224. EPWM Signal with ELSnB:ELSnA = X:1**

If (CnV = 0x0000), then the channel (n) output is a 0% duty cycle EPWM signal and CHnF bit is not set even when there is the channel (n) match. If (CnV > MOD), then the channel (n) output is a 100% duty cycle EPWM signal and CHnF bit is not set even when there is the channel (n) match. Therefore, MOD must be less than 0xFFFF in order to get a 100% duty cycle EPWM signal.

### Note

It is expected that the EPWM mode be used only with CNTIN = 0x0000.

### 44.4.7 Center-Aligned PWM (CPWM) Mode

The center-aligned mode is selected when (QUADEN = 0), (DECAPEN = 0), (COMBINE = 0), and (CPWMS = 1).


The CPWM pulse width (duty cycle) is determined by  $2 \times (CnV - CNTIN)$  and the period is determined by  $2 \times (MOD - CNTIN)$ (see the following figure). MOD must be kept in the range of 0x0001 to 0x7FFF because values outside this range can produce ambiguous results.

In the CPWM mode, the FTM counter counts up until it reaches MOD and then counts down until it reaches CNTIN.

The CHnF bit is set and channel (n) interrupt is generated (if CHnIE = 1) at the channel (n) match (FTM counter = CnV) when the FTM counting is down (at the begin of the pulse width) and when the FTM counting is up (at the end of the pulse width).

This type of PWM signal is called center-aligned because the pulse width centers for all channels are aligned with the value of CNTIN.

The other channel modes are not compatible with the up-down counter (CPWMS = 1). Therefore, all FTM channels must be used in CPWM mode when (CPWMS = 1).




**Figure 44-225. CPWM Period and Pulse Width with ELSnB:ELSnA = 1:0**

If (ELSnB:ELSnA = 0:0) when the FTM counter reaches the value in the CnV register, the CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1), however the channel (n) output is not controlled by FTM.

If (ELSnB:ELSnA = 1:0), then the channel (n) output is forced high at the channel (n) match (FTM counter = CnV) when counting down, and it is forced low at the channel (n) match when counting up (see the following figure).


MOD = 0x0008  
CnV = 0x0005



**Figure 44-226. CPWM Signal with ELSnB:ELSnA = 1:0**

If (ELSnB:ELSnA = X:1), then the channel (n) output is forced low at the channel (n) match (FTM counter = CnV) when counting down, and it is forced high at the channel (n) match when counting up (see the following figure).

MOD = 0x0008  
CnV = 0x0005



**Figure 44-227. CPWM Signal with ELSnB:ELSnA = X:1**

If (CnV = 0x0000) or (CnV is a negative value, that is, CnV[15] = 1) then the channel (n) output is a 0% duty cycle CPWM signal and CHnF bit is not set even when there is the channel (n) match.

If (CnV is a positive value, that is, CnV[15] = 0), (CnV ≥ MOD), and (MOD ≠ 0x0000), then the channel (n) output is a 100% duty cycle CPWM signal and CHnF bit is not set even when there is the channel (n) match. This implies that the usable range of periods set by MOD is 0x0001 through 0x7FFE (0x7FFF if you do not need to generate a 100% duty cycle CPWM signal). This is not a significant limitation because the resulting period is much longer than required for normal applications.

The CPWM mode must not be used when the FTM counter is a free running counter.

### Note

It is expected that the CPWM mode be used only with CNTIN = 0x0000.

## 44.4.8 Combine Mode

The combine mode is selected when (FTMEN = 1), (QUADEN = 0), (DECAPEN = 0), (COMBINE = 1), and (CPWMS = 0).

In combine mode, the channel (n) (an even channel) and channel (n+1) (the adjacent odd channel) are combined to generate a PWM signal in the channel (n) output.


In the combine mode, the PWM period is determined by (MOD – CNTIN + 0x0001) and the PWM pulse width (duty cycle) is determined by (IC(n+1)V – C(n)V).

The CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1) at the channel (n) match (FTM counter = C(n)V). The CH(n+1)F bit is set and the channel (n+1) interrupt is generated (if CH(n+1)IE = 1) at the channel (n+1) match (FTM counter = C(n+1)V).

If (ELSnB:ELSnA = 1:0), then the channel (n) output is forced low at the beginning of the period (FTM counter = CNTIN) and at the channel (n+1) match (FTM counter = C(n+1)V). It is forced high at the channel (n) match (FTM counter = C(n)V) (see the following figure).


If (ELSnB:ELSnA = X:1), then the channel (n) output is forced high at the beginning of the period (FTM counter = CNTIN) and at the channel (n+1) match (FTM counter = C(n+1)V). It is forced low at the channel (n) match (FTM counter = C(n)V) (see the following figure).

In combine mode, the ELS(n+1)B and ELS(n+1)A bits are not used in the generation of the channels (n) and (n+1) output. However, if (ELSnB:ELSnA = 0:0) then the channel (n) output is not controlled by FTM, and if (ELSnB:ELSnA = 0:0) then the channel (n+1) output is not controlled by FTM.




**Figure 44-228. Combine Mode**


The following figures illustrate the PWM signals generation using combine mode.




**Figure 44-229. Channel (n) Output If  $(CNTIN < C(n)V < MOD)$  and  $(CNTIN < C(n+1)V < MOD)$  and  $(C(n)V < C(n+1)V)$**




**Figure 44-230. Channel (n) Output If  $(CNTIN < C(n)V < MOD)$  and  $(C(n+1)V = MOD)$**




**Figure 44-231. Channel (n) Output If  $(C(n)V = CNTIN)$  and  $(CNTIN < C(n+1)V < MOD)$**




**Figure 44-232. Channel (n) Output If  $(CNTIN < C(n)V < MOD)$  and  $(C(n)V$  is Almost Equal to  $CNTIN$ ) and  $(C(n+1)V = MOD)$**




**Figure 44-233. Channel (n) Output If  $(C(n)V = CNTIN)$  and  $(CNTIN < C(n+1)V < MOD)$  and  $(C(n+1)V$  is Almost Equal to  $MOD$ )**




**Figure 44-234. Channel (n) Output If C(n)V and C(n+1)V Are Not Between CNTIN and MOD**




**Figure 44-235. Channel (n) Output If (CNTIN < C(n)V < MOD) and (CNTIN < C(n+1)V < MOD) and (C(n)V = C(n+1)V)**




**Figure 44-236. Channel (n) Output If  $(C(n)V = C(n+1)V = CNTIN)$**




**Figure 44-237. Channel (n) Output If  $(C(n)V = C(n+1)V = MOD)$**




**Figure 44-238. Channel (n) Output If  $(CNTIN < C(n)V < MOD)$  and  $(CNTIN < C(n+1)V < MOD)$  and  $(C(n)V > C(n+1)V)$**




**Figure 44-239. Channel (n) Output If  $C(n)V < CNTIN$  and  $CNTIN < C(n+1)V < MOD$**




**Figure 44-240. Channel (n) Output If  $C(n+1)V < CNTIN$  and  $CNTIN < C(n)V < MOD$**



**Figure 44-241. Channel (n) Output If  $(C(n)V > MOD)$  and  $(CNTIN < C(n+1)V < MOD)$**



**Figure 44-242. Channel (n) Output If  $(C(n+1)V > MOD)$  and  $(CNTIN < C(n)V < MOD)$**



**Figure 44-243. Channel (n) Output If  $(C(n+1)V > MOD)$  and  $(CNTIN < C(n)V = MOD)$**

#### 44.4.8.1 Asymmetrical PWM

In combine mode, the control of the PWM signal first edge (when the channel (n) match occurs, that is, FTM counter =  $C(n)V$ ) is independent of the control of the PWM signal second edge (when the channel (n+1) match occurs, that is, FTM counter =  $C(n+1)V$ ). So, combine mode allows the generation of asymmetrical PWM signals.


#### 44.4.9 Complementary Mode

The complementary mode is selected when (FTMEN = 1), (QUADEN = 0), (DECAPEN = 0), (COMBINE = 1), (CPWMS = 0), and (COMP = 1).


In complementary mode the channel (n+1) output is the inverse of the channel (n) output.

If (FTMEN = 1), (QUADEN = 0), (DECAPEN = 0), (COMBINE = 1), (CPWMS = 0), and (COMP = 0), then the channel (n+1) output is the same as the channel (n) output.

## Functional Description



**Figure 44-244. Channel (n+1) Output in Complementary Mode with (ELSnB:ELSnA = 1:0)**



**Figure 44-245. Channel (n+1) Output in Complementary Mode with (ELSnB:ELSnA = X:1)**

## 44.4.10 Registers Updated from Write Buffers

### 44.4.10.1 CNTIN Register Update

If (CLKS[1:0] = 0:0) then CNTIN register is updated when CNTIN register is written (independent of FTMEN bit).

If (FTMEN = 0) or (CNTINC = 0) then CNTIN register is updated at the next system clock after CNTIN was written.

If (FTMEN = 1), (SYNCMODE = 1) and (CNTINC = 1) then CNTIN register is updated by the CNTIN register synchronization ([CNTIN Register Synchronization](#)).

### 44.4.10.2 MOD Register Update

If (CLKS[1:0] = 0:0) then MOD register is updated when MOD register is written (independent of FTMEN bit).

If ( $\text{CLKS}[1:0] \neq 0:0$  and  $\text{FTMEN} = 0$ ), then MOD register is updated according to the CPWMS bit, that is:

- If the selected mode is not CPWM then MOD register is updated after MOD register was written and the FTM counter changes from MOD to CNTIN. If the FTM counter is at free-running counter mode then this update occurs when the FTM counter changes from 0xFFFF to 0x0000.
- If the selected mode is CPWM then MOD register is updated after MOD register was written and the FTM counter changes from MOD to (MOD – 0x0001).

If ( $\text{CLKS}[1:0] \neq 0:0$  and  $\text{FTMEN} = 1$ ) then MOD register is updated by the MOD register synchronization ([MOD Register Synchronization](#)).

### 44.4.10.3 CnV Register Update

If ( $\text{CLKS}[1:0] = 0:0$ ) then CnV register is updated when CnV register is written (independent of FTMEN bit).

If ( $\text{CLKS}[1:0] \neq 0:0$  and  $\text{FTMEN} = 0$ ), then CnV register is updated according to the selected mode, that is:

- If the selected mode is output compare then CnV register is updated on the next FTM counter change (end of the prescaler counting) after CnV register was written.
- If the selected mode is EPWM then CnV register is updated after CnV register was written and the FTM counter changes from MOD to CNTIN. If the FTM counter is at free-running counter mode then this update occurs when the FTM counter changes from 0xFFFF to 0x0000.
- If the selected mode is CPWM then CnV register is updated after CnV register was written and the FTM counter changes from MOD to (MOD – 0x0001).

If ( $\text{CLKS}[1:0] \neq 0:0$  and  $\text{FTMEN} = 1$ ) then CnV register is updated according to the selected mode, that is:

- If the selected mode is output compare then CnV register is updated according to the SYNCEN bit. If (SYNCEN = 0) then CnV register is updated after CnV register was written at the next change of the FTM counter (end of the prescaler counting). If (SYNCEN = 1) then CnV register is updated by the CnV register synchronization ([C\(n\)V and C\(n+1\)V Register Synchronization](#)).
- If the selected mode is not output compare and (SYNCEN = 1) then CnV register is updated by the CnV register synchronization ([C\(n\)V and C\(n+1\)V Register Synchronization](#)).

### 44.4.11 PWM Synchronization

The PWM synchronization provides an opportunity to update the MOD, CNTIN, CnV, OUTMASK, INVCTRL and SWOCTRL registers with their buffered value and force the FTM counter to the CNTIN register value.

#### Note


- It is expected that the PWM synchronization be used only in combine mode.
- The legacy PWM synchronization (SYNCMODE = 0) is a subset of the enhanced PWM synchronization (SYNCMODE = 1). Thus, it is expected that only the enhanced PWM synchronization be used.

#### 44.4.11.1 Hardware Trigger

Three hardware trigger signal inputs of the FTM module are enabled when TRIGn = 1 (where n = 0, 1 or 2 corresponding to each one of the input signals, respectively). The hardware trigger input n is synchronized by the system clock. The PWM synchronization with hardware trigger is initiated when a rising edge is detected at the enabled hardware trigger inputs.

If (HWTRIGMODE = 0) then the TRIGn bit is cleared when 0 is written to it or when the trigger n event is detected.

In this case if two or more hardware triggers are enabled (for example, TRIG0 and TRIG1 = 1) and only trigger 1 event occurs then only TRIG1 bit is cleared. If a trigger n event occurs together with a write setting TRIGn bit then the synchronization is initiated, but TRIGn bit remains set due to the write operation.



Note  
All hardware trigger inputs have the same behavior.

**Figure 44-246. Hardware Trigger Event with HWTRIGMODE = 0**

If HWTRIGMODE = 1 then the TRIGn bit is only cleared when 0 is written to it.

### NOTE

It is expected that the HWTRIGMODE bit be 1 only with enhanced PWM synchronization (SYNCMODE = 1).

#### 44.4.11.2 Software Trigger

A software trigger event occurs when 1 is written to the SYNC[SWSYNC] bit. The SWSYNC bit is cleared when 0 is written to it or when the PWM synchronization (initiated by the software event) is completed.

If a new software trigger event occurs (write 1 to SWSYNC bit) together with the end of the previous synchronization (also initiated by the software trigger event) then this new synchronization is started and SWSYNC bit remains equal to 1.

If SYNCMODE = 0 then the SWSYNC bit is also cleared by FTM according to PWMSYNC and REINIT bits. In this case if (PWMSYNC = 1) or (PWMSYNC = 0 and REINIT = 0) then SWSYNC bit is cleared at the next selected loading point ([Boundary Cycle and Loading Points](#)) after that the software trigger event occurred (see the following figure). If (PWMSYNC = 0) and (REINIT = 1) then SWSYNC bit is cleared when the software trigger event occurs.

If SYNCMODE = 1 then the SWSYNC bit is also cleared by FTM according to the SWRSTCNT bit. If SWRSTCNT = 0 then SWSYNC bit is cleared at the next selected loading point after that the software trigger event occurred (see the following figure). If SWRSTCNT = 1 then SWSYNC bit is cleared when the software trigger event occurs.




Figure 44-247. Software Trigger Event


### 44.4.11.3 Boundary Cycle and Loading Points

The boundary cycle definition is important for the loading points for the registers MOD, CNTIN and C(n)V.

In up counting mode ([Up Counting](#)) the boundary cycle is defined as when the counter wraps to its initial value (CNTIN). If in up-down counting mode ([Up-Down Counting](#)) then the boundary cycle is defined as when the counter turns from down to up counting and when from up to down counting.

The following figure shows the boundary cycles and the loading points. In the up counting mode, the loading points are enabled if one of CNTMIN or CTMAX bits are 1. In the up-down counting mode, the loading points are selected by CNTMIN and CNTMAX bits, as indicated in the figure. These loading points are safe places for register updates thus allowing a smooth transitions in PWM waveform generation.

For both counting modes if neither CNTMIN nor CNTMAX are 1 then the boundary cycles are not used as loading points for registers updates. See the register synchronization descriptions in the following sections for details.



**Figure 44-248. Boundary Cycles and Loading Points**

#### 44.4.11.4 MOD Register Synchronization

The MOD register synchronization updates the MOD register with its buffer value. This synchronization is enabled if (FTMEN = 1).

The MOD register synchronization can be done by either the enhanced PWM synchronization (SYNCMODE = 1) or the legacy PWM synchronization (SYNCMODE = 0). However, it is expected that the MOD register be synchronized only by the enhanced PWM synchronization.

In the case of enhanced PWM synchronization, the MOD register synchronization depends on SWWRBUF, SWRSTCNT, HWWRBUF and HWRSTCNT bits according to this flowchart:





Figure 44-249. MOD Register Synchronization Flowchart


In the case of legacy PWM synchronization, the MOD register synchronization depends on PWMSYNC and REINIT bits according to the following description.

If (SYNCMODE = 0), (PWMSYNC = 0) and (REINIT = 0) then this synchronization is made on the next selected loading point after an enabled trigger event takes place. If the trigger event was a software trigger then the SWSYNC bit is cleared on the next selected

loading point. If the trigger event was a hardware trigger then the trigger enable bit (TRIGn) is cleared according to [Hardware Trigger](#). Examples with software and hardware triggers follow.




**Figure 44-250. MOD Synchronization with (SYNCMODE = 0), (PWMSYNC = 0), (REINIT = 0), and (Software Trigger Was Used)**




**Figure 44-251. MOD Synchronization with (SYNCMODE = 0), (HWTRIGMODE = 0), (PWMSYNC = 0), (REINIT = 0), and (a Hardware Trigger Was Used)**

If (SYNCMODE = 0), (PWMSYNC = 0) and (REINIT = 1) then this synchronization is made on the next enabled trigger event. If the trigger event was a software trigger then the SWSYNC bit is cleared according to the following example. If the trigger event was a hardware trigger then the TRIGn bit is cleared according to [Hardware Trigger](#). Examples with software and hardware triggers follow.

Functional Description




**Figure 44-252. MOD Synchronization with (SYNCMODE = 0), (PWMSYNC = 0), (REINIT = 1), and (Software Trigger Was Used)**



**Figure 44-253. MOD Synchronization with (SYNCMODE = 0), (HWTRIGMODE = 0), (PWMSYNC = 0), (REINIT = 1), and (a Hardware Trigger Was Used)**

If (SYNCMODE = 0) and (PWMSYNC = 1) then this synchronization is made on the next selected loading point after the software trigger event takes place. The SWSYNC bit is cleared on the next selected loading point:



**Figure 44-254. MOD Synchronization with (SYNCMODE = 0) and (PWMSYNC = 1)**

### 44.4.11.5 CNTIN Register Synchronization

The CNTIN register synchronization updates the CNTIN register with its buffer value.

This synchronization is enabled if (FTMEN = 1), (SYNCMODE = 1) and (CNTINC = 1). The CNTIN register synchronization can be done only by the enhanced PWM synchronization (SYNCMODE = 1). The synchronization mechanism is the same as the MOD register synchronization done by the enhanced PWM synchronization ([MOD Register Synchronization](#)).

### 44.4.11.6 C(n)V and C(n+1)V Register Synchronization

The C(n)V and C(n+1)V registers synchronization updates the C(n)V and C(n+1)V registers with their buffer values.

This synchronization is enabled if (FTMEN = 1) and (SYNCEN = 1). The synchronization mechanism is the same as the MOD register synchronization ([MOD Register Synchronization](#)). However, it is expected that the C(n)V and C(n+1)V registers be synchronized only by the enhanced PWM synchronization (SYNCMODE = 1).

### 44.4.11.7 OUTMASK Register Synchronization

The OUTMASK register synchronization updates the OUTMASK register with its buffer value.

The OUTMASK register can be updated at each rising edge of system clock (SYNCHOM = 0), by the enhanced PWM synchronization (SYNCHOM = 1 and SYNCMODE = 1) or by the legacy PWM synchronization (SYNCHOM = 1 and SYNCMODE = 0). However, it is expected that the OUTMASK register be synchronized only by the enhanced PWM synchronization.

In the case of enhanced PWM synchronization, the OUTMASK register synchronization depends on SWOM and HWOM bits. See the following flowchart:






Figure 44-255. OUTMASK Register Synchronization Flowchart

In the case of legacy PWM synchronization, the OUTMASK register synchronization depends on PWMSYNC bit according to the following description.

If ( $\text{SYNCMODE} = 0$ ), ( $\text{SYNCHOM} = 1$ ) and ( $\text{PWMSYNC} = 0$ ) then this synchronization is done on the next enabled trigger event. If the trigger event was a software trigger then the  $\text{SWSYNC}$  bit is cleared on the next selected loading point. If the trigger event was a hardware trigger then the  $\text{TRIGN}$  bit is cleared according to [Hardware Trigger](#). Examples with software and hardware triggers follow.




**Figure 44-256. OUTMASK Synchronization with ( $\text{SYNCMODE} = 0$ ), ( $\text{SYNCHOM} = 1$ ), ( $\text{PWMSYNC} = 0$ ) and (Software Trigger Was Used)**



**Figure 44-257. OUTMASK Synchronization with ( $\text{SYNCMODE} = 0$ ), ( $\text{HWTRIGMODE} = 0$ ), ( $\text{SYNCHOM} = 1$ ), ( $\text{PWMSYNC} = 0$ ), and (a Hardware Trigger Was Used)**

If ( $\text{SYNCMODE} = 0$ ), ( $\text{SYNCHOM} = 1$ ) and ( $\text{PWMSYNC} = 1$ ) then this synchronization is made on the next enabled hardware trigger. The  $\text{TRIGN}$  bit is cleared according to [Hardware Trigger](#). An example with a hardware trigger follows.

## Functional Description



**Figure 44-258. OUTMASK Synchronization with (SYNCMODE = 0), (HWTRIGMODE = 0), (SYNCHOM = 1), (PWMSYNC = 1), and (a Hardware Trigger Was Used)**

### 44.4.11.8 INVCTRL Register Synchronization

The INVCTRL register synchronization updates the INVCTRL register with its buffer value.

The INVCTRL register can be updated at each rising edge of system clock (INVC = 0) or by the enhanced PWM synchronization (INVC = 1 and SYNCMODE = 1) according to the following flowchart.

In the case of enhanced PWM synchronization, the INVCTRL register synchronization depends on SWINVC and HWINVC bits.




Figure 44-259. INVCTRL Register Synchronization Flowchart

#### 44.4.11.9 SWOCTRL Register Synchronization

The SWOCTRL register synchronization updates the SWOCTRL register with its buffer value.

## Functional Description

The SWOCTRL register can be updated at each rising edge of system clock (SWOC = 0) or by the enhanced PWM synchronization (SWOC = 1 and SYNCMODE = 1) according to the following flowchart.

In the case of enhanced PWM synchronization, the SWOCTRL register synchronization depends on SWSOC and HWSOC bits.





Figure 44-260. SWOCTRL Register Synchronization Flowchart

#### 44.4.11.10 FTM Counter Synchronization

The FTM counter synchronization is a mechanism that allows the FTM to re-start the PWM generation at a certain point in the PWM period. The channels outputs are forced to their initial value (except for channels in output compare mode) and the FTM counter is forced to its initial counting value defined by CNTIN register.

The following figure shows the FTM counter synchronization. Note that after the synchronization event had occurred the channel (n) is set to its initial value and the channel (n+1) is not set to its initial value due to a specific timing of this figure in which the deadtime insertion prevents this channel output from transitioning to 1. If no deadtime insertion is selected then the channel (n+1) transitions to logical value 1 immediately after the synchronization event had occurred.



**Figure 44-261. FTM Counter Synchronization**

The FTM counter synchronization can be done by either the enhanced PWM synchronization ( $\text{SYNCMODE} = 1$ ) or the legacy PWM synchronization ( $\text{SYNCMODE} = 0$ ). However, it is expected that the FTM counter be synchronized only by the enhanced PWM synchronization.

In the case of enhanced PWM synchronization, the FTM counter synchronization depends on  $\text{SWRSTCNT}$  and  $\text{HWRSTCNT}$  bits according to the following flowchart.






Figure 44-262. FTM Counter Synchronization Flowchart

In the case of legacy PWM synchronization, the FTM counter synchronization depends on REINIT and PWMSYNC bits according to the following description.

If (SYNCMODE = 0), (REINIT = 1) and (PWMSYNC = 0) then this synchronization is made on the next enabled trigger event. If the trigger event was a software trigger then the SWSYNC bit is cleared according to the following example. If the trigger event was a hardware trigger then the TRIGn bit is cleared according to [Hardware Trigger](#). Examples with software and hardware triggers follow.




**Figure 44-263. FTM Counter Synchronization with (SYNCMODE = 0), (REINIT = 1), (PWMSYNC = 0), and (Software Trigger Was Used)**



**Figure 44-264. FTM Counter Synchronization with (SYNCMODE = 0), (HWTRIGMODE = 0), (REINIT = 1), (PWMSYNC = 0), and (a Hardware Trigger Was Used)**

If (SYNCMODE = 0), (REINIT = 1) and (PWMSYNC = 1) then this synchronization is made on the next enabled hardware trigger. The TRIGn bit is cleared according to [Hardware Trigger](#).




**Figure 44-265. FTM Counter Synchronization with (SYNCMODE = 0), (HWTRIGMODE = 0), (REINIT = 1), (PWMSYNC = 1), and (a Hardware Trigger Was Used)**

### 44.4.12 Inverting

The invert functionality swaps the signals between channel (n) and channel (n+1) outputs. The inverting operation is selected when (FTMEN = 1), (QUADEN = 0), (DECAPEN = 0), (COMBINE = 1), (COMP = 1), (CPWMS = 0), and (INVm = 1), where m represents a channel pair. The INVm bit in INVCTRL register is updated with its buffer value according to [INVCTRL Register Synchronization](#)


In high-true (ELSnB:ELSnA = 1:0) combine mode, the channel (n) output is forced low at the beginning of the period (FTM counter = CNTIN), forced high at the channel (n) match and forced low at the channel (n+1) match. If the inverting is selected, the channel (n) output behavior is changed to force high at the beginning of the PWM period, force low at the channel (n) match and force high at the channel (n+1) match. See the following figure.



NOTE  
INV(m) bit selects the inverting to the pair channels (n) and (n+1).

**Figure 44-266. Channels (n) and (n+1) Outputs After the Inverting in High-True (ELSnB:ELSnA = 1:0) Combine Mode**

Note that the ELSnB:ELSnA bits value should be consider since that they define the active state of the channels outputs. In low-true (ELSnB:ELSnA = X:1) combine mode, the channel (n) output is forced high at the beginning of the period, forced low at the channel (n) match and forced high at the channel (n+1) match. In the case the inverting is selected the channels (n) and (n+1) present waveforms as shown in the following figure.



## NOTE

INV(m) bit selects the inverting to the pair channels (n) and (n+1).

**Figure 44-267. Channels (n) and (n+1) Outputs After the Inverting in Low-True (ELSnB:ELSnA = X:1) Combine Mode**

### Note

It is expected that the inverting feature be used only in combine mode.

## 44.4.13 Software Output Control


The software output control forces the channel output according to software defined values at a specific time in the PWM generation.

The software output control is selected when (FTMEN = 1), (QUADEN = 0), (DECAPEN = 0), (COMBINE = 1), (CPWMS = 0), and (CHnOC = 1). The CHnOC bit enables the software output control for a specific channel output and the CHnOCV selects the value that is forced to this channel output.

Both CHnOC and CHnOCV bits in SWOCTRL register are buffered and updated with their buffer value according to [SWOCTRL Register Synchronization](#).

The following figure shows the channels (n) and (n+1) outputs signals when the software output control is used. In this case the channels (n) and (n+1) are set to combine and complementary mode.

## Functional Description



**NOTE**

CH(n)OCV = 1 and CH(n+1)OCV = 0.

**Figure 44-268. Example of Software Output Control in Combine and Complementary Mode**

Software output control forces the following values on channels (n) and (n+1) when the COMP bit is zero.

**Table 44-302. Software Output Control Behavior when (COMP = 0)**

CH(n)OC	CH(n+1)OC	CH(n)OCV	CH(n+1)OCV	Channel (n) Output	Channel (n+1) Output
0	0	X	X	is not modified by SWOC	is not modified by SWOC
1	1	0	0	is forced to zero	is forced to zero
1	1	0	1	is forced to zero	is forced to one
1	1	1	0	is forced to one	is forced to zero
1	1	1	1	is forced to one	is forced to one

Software output control forces the following values on channels (n) and (n+1) when the COMP bit is one.

**Table 44-303. Software Output Control Behavior when (COMP = 1)**

CH(n)OC	CH(n+1)OC	CH(n)OCV	CH(n+1)OCV	Channel (n) Output	Channel (n+1) Output
0	0	X	X	is not modified by SWOC	is not modified by SWOC
1	1	0	0	is forced to zero	is forced to zero
1	1	0	1	is forced to zero	is forced to one
1	1	1	0	is forced to one	is forced to zero
1	1	1	1	is forced to one	is forced to zero

### Note

- It is expected that the software output control feature be used only in combine mode.
- The CH(n)OC and CH(n+1)OC bits should be equal.
- The COMP bit should not be modified when software output control is enabled, that is, CH(n)OC = 1 and/or CH(n+1)OC = 1.
- Software output control has the same behavior with disabled or enabled FTM counter (see the CLKS bitfield description in the Status and Control register).

## 44.4.14 Deadtime Insertion

The deadtime insertion is enabled when (DTEN = 1) and (DTVAL[5:0] is non-zero).


DEADTIME register defines the deadtime delay that can be used for all FTM channels. The DTPS[1:0] bits define the prescaler for the system clock and the DTVAL[5:0] bits define the deadtime modulo (number of the deadtime prescaler clocks).

The deadtime delay insertion ensures that no two complementary signals (channels (n) and (n+1)) drive the active state at the same time.


If POL(n) = 0, POL(n+1) = 0, and the deadtime is enabled, then when the channel (n) match (FTM counter = C(n)V) occurs, the channel (n) output remains at the low value until the end of the deadtime delay when the channel (n) output is set. Similarly, when the channel (n+1) match (FTM counter = C(n+1)V) occurs, the channel (n+1) output remains at the low value until the end of the deadtime delay when the channel (n+1) output is set. See the following figures.

If POL(n) = 1, POL(n+1) = 1, and the deadtime is enabled, then when the channel (n) match (FTM counter = C(n)V) occurs, the channel (n) output remains at the high value until the end of the deadtime delay when the channel (n) output is cleared. Similarly, when the channel (n+1) match (FTM counter = C(n+1)V) occurs, the channel (n+1) output remains at the high value until the end of the deadtime delay when the channel (n+1) output is cleared.

## Functional Description



**Figure 44-269. Deadtime Insertion with  $ELSnB:ELSnA = 1:0$ ,  $POL(n) = 0$ , and  $POL(n+1) = 0$**



**Figure 44-270. Deadtime Insertion with  $ELSnB:ELSnA = X:1$ ,  $POL(n) = 0$ , and  $POL(n+1) = 0$**

### NOTE


It is expected that the deadtime feature be used only in combine and complementary modes.

#### 44.4.14.1 Deadtime Insertion Corner Cases


If (PS[2:0] is cleared), (DTPS[1:0] = 0:0 or DTPS[1:0] = 0:1):

- and the deadtime delay is greater than or equal to the channel (n) duty cycle ( $(C(n+1)V - C(n)V) \times \text{system clock}$ ), then the channel (n) output is always the inactive value (POL(n) bit value).
- and the deadtime delay is greater than or equal to the channel (n+1) duty cycle ( $(\text{MOD} - \text{CNTIN} + 1 - (C(n+1)V - C(n)V)) \times \text{system clock}$ ), then the channel (n+1) output is always the inactive value (POL(n+1) bit value).

Although, in most cases the deadtime delay is not comparable to channels (n) and (n+1) duty cycle, the following figures show examples where the deadtime delay is comparable to the duty cycle.



**Figure 44-271. Example of the Deadtime Insertion (ELSnB:ELSnA = 1:0, POL(n) = 0, and POL(n+1) = 0) when the Deadtime Delay Is Comparable To Channel (n+1) Duty Cycle**




**Figure 44-272. Example of the Deadtime Insertion (ELSnB:ELSnA = 1:0, POL(n) = 0, and POL(n+1) = 0) when the Deadtime Delay Is Comparable To Channels (n) and (n+1) Duty Cycle**

### 44.4.15 Output Mask

The output mask can be used to force channels output to their inactive state through software (for example: to control a BLDC motor).

Any write to the OUTMASK register updates its write buffer. The OUTMASK register is updated with its buffer value by PWM synchronization ([OUTMASK Register Synchronization](#)).

If CHnOM = 1, then the channel (n) output is forced to its inactive state (POLn bit value). If CHnOM = 0, then the channel (n) output is unaffected by the output mask (see the following figure).



**Figure 44-273. Output Mask with POLn = 0**

The following table shows the output mask result before the polarity control.

**Table 44-304. Output Mask Result for Channel (n) (Before the Polarity Control)**

CHnOM	Output Mask Input	Output Mask Result
0	inactive state	inactive state
	active state	active state
1	inactive state	inactive state
	active state	

## Note

It is expected the output mask feature be used only in combine mode.

### 44.4.16 Fault Control

The fault control is enabled if (FTMEN = 1) and (FAULTM[1:0] ≠ 0:0).

FTM can have up to four fault inputs. FAULTnEN bit (where n = 0, 1, 2, 3) enables the fault input n and FFLTRnEN bit enables the fault input n filter. FFVAL[3:0] bits select the value of the enabled filter in each enabled fault input.


First each fault input signal is synchronized by the system clock (see the synchronizer block in the following figure). Following synchronization, the fault input n signal enters the filter block. When there is a state change in the fault input n signal, the 5-bit counter is reset and starts counting up. As long as the new state is stable on the fault input n, the counter continues to increment. If the 5-bit counter overflows (the counter exceeds the value of the FFVAL[3:0] bits), the new fault input n value is validated. It is then transmitted as a pulse edge to the edge detector.

If the opposite edge appears on the fault input n signal before validation (counter overflow), the counter is reset. At the next input transition, the counter starts counting again. Any pulse that is shorter than the minimum value selected by FFVAL[3:0] bits (× system clock) is regarded as a glitch and is not passed on to the edge detector.

The fault input n filter is disabled when the FFVAL[3:0] bits are zero or when FAULTnEN = 0. In this case the fault input n signal is delayed 2 rising edges of the system clock and the FAULTFn bit is set on 3th rising edge of the system clock after a rising edge occurs on the fault input n.

If FFVAL[3:0] ≠ 0000 and FAULTnEN = 1, then the fault input n signal is delayed (3 + FFVAL[3:0]) rising edges of the system clock, that is, the FAULTFn bit is set (4 + FFVAL[3:0]) rising edges of the system clock after a rising edge occurs on the fault input n.


## Functional Description



\* where n = 3, 2, 1, 0

**Figure 44-274. Fault Input n Control Block Diagram**

If the fault control and fault input n are enabled and a rising edge at the fault input n signal is detected, then the FAULTFn bit is set. The FAULTF bit is the logic OR of FAULTFn[3:0] bits (see the following figure).



**Figure 44-275. FAULTF and FAULTIN Bits and Fault Interrupt**

If the fault control is enabled ( $FAULTM[1:0] \neq 0:0$ ), a fault condition has occurred (rising edge at the logic OR of the enabled fault inputs) and ( $FAULTEN = 1$ ), then channels (n) and (n+1) output are forced to their safe value (the channel (n) output is forced to the value of  $POL(n)$  and the channel (n+1) is forced to the value of  $POL(n+1)$ ).

The fault interrupt is generated when ( $FAULTF = 1$ ) and ( $FAULTIE = 1$ ). This interrupt request remains set until:


- Software clears the FAULTF bit (by reading FAULTF bit as 1 and writing 0 to it)
- Software clears the FAULTIE bit
- A reset occurs

### Note

It is expected that the fault control be used only in combine mode.

### 44.4.16.1 Automatic Fault Clearing

If the automatic fault clearing is selected ( $\text{FAULTM}[1:0] = 1:1$ ), then the channels output disabled by fault control is again enabled when the fault input signal ( $\text{FAULTIN}$ ) returns to zero and a new PWM cycle begins (see the following figure).




**NOTE**

The channel (n) output is after the fault control with automatic fault clearing and  $\text{POLn} = 0$ .

**Figure 44-276. Fault Control with Automatic Fault Clearing**

### 44.4.16.2 Manual Fault Clearing

If the manual fault clearing is selected ( $\text{FAULTM}[1:0] = 0:1$  or  $1:0$ ), then the channels output disabled by fault control is again enabled when the  $\text{FAULTF}$  bit is cleared and a new PWM cycle begins (see the following figure).



**NOTE**

The channel (n) output is after the fault control with manual fault clearing and POLn = 0.

**Figure 44-277. Fault Control with Manual Fault Clearing**

### 44.4.16.3 Fault Inputs Polarity Control

The FLTjPOL bit selects the fault input j polarity (where j = 0, 1, 2, 3).

- If FLTjPOL = 0, the fault j input polarity is high, so the logical one at the fault input j indicates a fault.
- If FLTjPOL = 1, the fault j input polarity is low, so the logical zero at the fault input j indicates a fault.

### 44.4.17 Polarity Control

The POLn bit selects the channel (n) output polarity.

- If POLn = 0, the channel (n) output polarity is high, so the logical one is the active state and the logical zero is the inactive state.
- If POLn = 1, the channel (n) output polarity is low, so the logical zero is the active state and the logical one is the inactive state.

### Note

It is expected that the polarity control be used only in combine mode.

## 44.4.18 Initialization

The initialization forces the CHnOI bit value to the channel (n) output when a one is written to the INIT bit.

The initialization depends on COMP and DTEN bits. The following table shows the values that channels (n) and (n+1) are forced by initialization when the COMP and DTEN bits are zero.

**Table 44-305. Initialization Behavior when (COMP = 0 and DTEN = 0)**

CH(n)OI	CH(n+1)OI	Channel (n) Output	Channel (n+1) Output
0	0	is forced to zero	is forced to zero
0	1	is forced to zero	is forced to one
1	0	is forced to one	is forced to zero
1	1	is forced to one	is forced to one

The following table shows the values that channels (n) and (n+1) are forced by initialization when (COMP = 1) or (DTEN = 1).

**Table 44-306. Initialization Behavior when (COMP = 1 or DTEN = 1)**

CH(n)OI	CH(n+1)OI	Channel (n) Output	Channel (n+1) Output
0	X	is forced to zero	is forced to one
1	X	is forced to one	is forced to zero


### Note

It is expected that the initialization feature be used only in combine mode and with disabled FTM counter (see the description of the [CLKS](#) field in the Status and Control register).

## 44.4.19 Features Priority

The following figure shows the priority of the features used at the generation of channels (n) and (n+1) outputs signals.

pair channels (m) - channels (n) and (n+1)



**NOTE**

The channels (n) and (n+1) are in output compare, EPWM, CPWM or combine modes.

**Figure 44-278. Priority of the Features Used at the Generation of Channels (n) and (n+1) Outputs Signals**

**Note**


It is expected that the initialization feature ([Initialization](#)) is not used with inverting ([Inverting](#)) and software output control ([Software Output Control](#)) features.

**44.4.20 Channel Trigger Output**

If CH<sub>j</sub>TRIG = 1 (where j = 0, 1, 2, 3, 4, or 5), then the FTM generates a trigger when the channel (j) match occurs (FTM counter = C(j)V).

The channel trigger output provides a trigger signal that is used for on-chip modules.

The FTM is able to generate multiple triggers in one PWM period. Since each trigger is generated for a specific channel, several channels are required to implement this functionality. This behavior is described in the following figure.

**NOTE**

- (a) CH0TRIG = 0, CH1TRIG = 0, CH2TRIG = 0, CH3TRIG = 0, CH4TRIG = 0, CH5TRIG = 0
- (b) CH0TRIG = 1, CH1TRIG = 0, CH2TRIG = 0, CH3TRIG = 0, CH4TRIG = 0, CH5TRIG = 0
- (c) CH0TRIG = 0, CH1TRIG = 0, CH2TRIG = 0, CH3TRIG = 1, CH4TRIG = 1, CH5TRIG = 1
- (d) CH0TRIG = 1, CH1TRIG = 1, CH2TRIG = 1, CH3TRIG = 1, CH4TRIG = 1, CH5TRIG = 1

**Figure 44-279. Channel Match Trigger**

**Note**

It is expected that the channel match trigger be used only in combine mode.

### 44.4.21 Initialization Trigger

If INITTRIGEN = 1, then the FTM generates a trigger when the FTM counter is updated with the CNTIN register value in the following cases.


- The FTM counter is automatically updated with the CNTIN register value by the selected counting mode.

## Functional Description

- When there is a write to CNT register
- When there is the FTM counter synchronization ([FTM Counter Synchronization](#))
- If (CNT = CNTIN), (CLKS[1:0] = 0:0), and a value different from zero is written to CLKS[1:0] bits


The following figures show the cases.

CNTIN = 0x0000  
 MOD = 0x000F  
 CPWMS = 0




**Figure 44-280. Initialization Trigger Is Generated When the FTM Counting Achieves the CNTIN Register Value**

CNTIN = 0x0000  
 MOD = 0x000F  
 CPWMS = 0




**Figure 44-281. Initialization Trigger Is Generated When There Is a Write to CNT Register**

CNTIN = 0x0000  
 MOD = 0x000F  
 CPWMS = 0



**Figure 44-282. Initialization Trigger Is Generated When There Is the FTM Counter Synchronization**

CNTIN = 0x0000  
 MOD = 0x000F  
 CPWMS = 0



**Figure 44-283. Initialization Trigger Is Generated If (CNT = CNTIN), (CLKS[1:0] = 0:0), and a Value Different From Zero Is Written to CLKS[1:0] Bits**

The initialization trigger output provides a trigger signal that is used for on-chip modules.

### Note

It is expected that the initialization trigger be used only in combine mode.

## 44.4.22 Capture Test Mode


The capture test mode allows to test the CnV registers, the FTM counter and the interconnection logic between the FTM counter and CnV registers.

In this test mode, all channels must be configured for input capture mode ([Input Capture Mode](#)) and FTM counter must be configured to the up counting ([Up Counting](#)).

When the capture test mode is enabled (CAPTEST = 1), the FTM counter is frozen and any write to CNT register updates directly the FTM counter (see the following figure). After it was written, all CnV registers are updated with the written value to CNT register and CHnF bits are set. Therefore, the FTM counter is updated with its next value according to its configuration (its next value depends on CNTIN, MOD, and the written value to FTM counter).

The next reads of CnV registers return the written value to the FTM counter and the next reads of CNT register return FTM counter next value.

## Functional Description



### NOTE

- FTM counter configuration: (FTMEN = 1), (QUADEN = 0), (CAPTEST = 1), (CPWMS = 0), (CNTIN = 0x0000), and (MOD = 0xFFFF)
- FTM channel n configuration: input capture mode - (DECAPEN = 0), (COMBINE = 0), and (MSnB:MSnA = 0:0)

**Figure 44-284. Capture Test Mode**

## 44.4.23 DMA

The channel generates a DMA transfer request according to DMA and CHnIE bits (see the following table).

**Table 44-307. Channel DMA Transfer Request**

DMA	CHnIE	Channel DMA Transfer Request	Channel Interrupt
0	0	The channel DMA transfer request is not generated.	The channel interrupt is not generated.
0	1	The channel DMA transfer request is not generated.	The channel interrupt is generated if (CHnF = 1).
1	0	The channel DMA transfer request is not generated.	The channel interrupt is not generated.
1	1	The channel DMA transfer request is generated if (CHnF = 1).	The channel interrupt is not generated.

If DMA = 1, the CHnF bit is cleared either by channel DMA transfer done or reading CnSC while CHnF is set and then writing a zero to CHnF bit according to CHnIE bit (see the following table).

Table 44-308. Clear CHnF Bit when DMA = 1

CHnIE	How CHnF Bit Can Be Cleared
0	CHnF bit is cleared either when the channel DMA transfer is done or by reading CnSC while CHnF is set and then writing a 0 to CHnF bit.
1	CHnF bit is cleared when the channel DMA transfer is done.

### 44.4.24 Dual Edge Capture Mode

The dual edge capture mode is selected if  $FTMEN = 1$  and  $DECAPEN = 1$ . This mode allows to measure a pulse width or period of the signal on the input of channel (n) of a channel pair. The channel (n) filter can be active in this mode when n is 0 or 2.




Figure 44-285. Dual Edge Capture Mode Block Diagram

The  $MS(n)A$  bit defines if the dual edge capture mode is one-shot or continuous.

The  $ELS(n)B:ELS(n)A$  bits select the edge that is captured by channel (n), and  $ELS(n+1)B:ELS(n+1)A$  bits select the edge that is captured by channel (n+1). If both  $ELS(n)B:ELS(n)A$  and  $ELS(n+1)B:ELS(n+1)A$  bits select the same edge, then it is the period measurement. If these bits select different edges, then it is a pulse width measurement.

In the dual edge capture mode, only channel (n) input is used and channel (n+1) input is ignored.

If the selected edge by channel (n) bits is detected at channel (n) input, then  $CH(n)F$  bit is set and the channel (n) interrupt is generated (if  $CH(n)IE = 1$ ). If the selected edge by channel (n+1) bits is detected at channel (n) input and ( $CH(n)F = 1$ ), then  $CH(n+1)F$  bit is set and the channel (n+1) interrupt is generated (if  $CH(n+1)IE = 1$ ).

The C(n)V register stores the value of FTM counter when the selected edge by channel (n) is detected at channel (n) input. The C(n+1)V register stores the value of FTM counter when the selected edge by channel (n+1) is detected at channel (n) input.

In this mode, the pair channels coherency mechanism ensures coherent data when the C(n)V and C(n+1)V registers are read. The only requirement is that C(n)V must be read before C(n+1)V.

### **Note**

- The CH(n)F, CH(n)IE, MS(n)A, ELS(n)B, and ELS(n)A bits are channel (n) bits.
- The CH(n+1)F, CH(n+1)IE, MS(n+1)A, ELS(n+1)B, and ELS(n+1)A bits are channel (n+1) bits.
- It is expected that the dual edge capture mode be used with ELS(n)B:ELS(n)A = 0:1 or 1:0, ELS(n+1)B:ELS(n+1)A = 0:1 or 1:0 and the FTM counter in free running counter mode ([Free Running Counter](#)).

#### **44.4.24.1 One-Shot Capture Mode**

The one-shot capture mode is selected when (FTMEN = 1), (DECAPEN = 1), and (MS(n)A = 0). In this capture mode, only one pair of edges at the channel (n) input is captured. The ELS(n)B:ELS(n)A bits select the first edge to be captured, and ELS(n+1)B:ELS(n+1)A bits select the second edge to be captured.

The edge captures are enabled while DECAP bit is set. For each new measurement in one-shot capture mode, first the CH(n)F and CH(n+1) bits must be cleared, and then the DECAP bit must be set.

In this mode, the DECAP bit is automatically cleared by FTM when the edge selected by channel (n+1) is captured. Therefore, while DECAP bit is set, the one-shot capture is in process. When this bit is cleared, both edges were captured and the captured values are ready for reading in the C(n)V and C(n+1)V registers.

Similarly, when the CH(n+1)F bit is set, both edges were captured and the captured values are ready for reading in the C(n)V and C(n+1)V registers.

### 44.4.24.2 Continuous Capture Mode

The continuous capture mode is selected when (FTMEN = 1), (DECAPEN = 1), and (MS(n)A = 1). In this capture mode, the edges at the channel (n) input are captured continuously. The ELS(n)B:ELS(n)A bits select the initial edge to be captured, and ELS(n+1)B:ELS(n+1)A bits select the final edge to be captured.

The edge captures are enabled while DECAP bit is set. For the initial use, first the CH(n)F and CH(n+1)F bits must be cleared, and then DECAP bit must be set to start the continuous measurements.

When the CH(n+1)F bit is set, both edges were captured and the captured values are ready for reading in the C(n)V and C(n+1)V registers. The latest captured values are always available in these registers even after the DECAP bit is cleared.

In this mode, it is possible to clear only the CH(n+1)F bit. Therefore, when the CH(n+1)F bit is set again, the latest captured values are available in C(n)V and C(n+1)V registers.

For a new sequence of the measurements in the dual edge capture – continuous mode, it is recommended to clear the CH(n)F and CH(n+1)F bits to start new measurements.


### 44.4.24.3 Pulse Width Measurement

If the channel (n) is configured to capture rising edges (ELS(n)B:ELS(n)A = 0:1) and the channel (n+1) to capture falling edges (ELS(n+1)B:ELS(n+1)A = 1:0), then the positive polarity pulse width is measured. If the channel (n) is configured to capture falling edges (ELS(n)B:ELS(n)A = 1:0) and the channel (n+1) to capture rising edges (ELS(n+1)B:ELS(n+1)A = 0:1), then the negative polarity pulse width is measured.

The pulse width measurement can be made in one-shot capture mode ([One-Shot Capture Mode](#)) or continuous capture mode ([Continuous Capture Mode](#)).

The following figure shows an example of the dual edge capture – one-shot mode used to measure the positive polarity pulse width. The DECAPEN bit selects the dual edge capture mode, so it keeps set in all operation mode. The DECAP bit is set to enable the measurement of next positive polarity pulse width. The CH(n)F bit is set when the first edge of this pulse is detected, that is, the edge selected by ELS(n)B:ELS(n)A bits. The CH(n+1)F bit is set and DECAP bit is cleared when the second edge of this pulse is detected, that is, the edge selected by ELS(n+1)B:ELS(n+1)A bits. Both DECAP and CH(n+1)F bits indicate when two edges of the pulse were captured and the C(n)V and C(n+1)V registers are ready for reading.

## Functional Description




### Note

- The commands set DECAPEN, set DECAP, clear CH(n)F, and clear CH(n+1)F are made by the user.
- Problem 1: channel (n) input = 1, set DECAP, not clear CH(n)F, and clear CH(n+1)F.
- Problem 2: channel (n) input = 1, set DECAP, not clear CH(n)F, and not clear CH(n+1)F.

**Figure 44-286. Dual Edge Capture – One-Shot Mode for Positive Polarity Pulse Width Measurement**

The following figure shows an example of the dual edge capture – continuous mode used to measure the positive polarity pulse width. The DECAPEN bit selects the dual edge capture mode, so it keeps set in all operation mode. While the DECAP bit is set the configured measurements are made. The CH(n)F bit is set when the first edge of the positive polarity pulse is detected, that is, the edge selected by ELS(n)B:ELS(n)A bits. The CH(n+1)F bit is set when the second edge of this pulse is detected, that is, the edge selected by ELS(n+1)B:ELS(n+1)A bits. The CH(n+1)F bit indicates when two edges of the pulse were captured and the C(n)V and C(n+1)V registers are ready for reading.



Note

- The commands set DECAPEN, set DECAP, clear CH(n)F, and clear CH(n+1)F are made by the user.

**Figure 44-287. Dual Edge Capture – Continuous Mode for Positive Polarity Pulse Width Measurement**


#### 44.4.24.4 Period Measurement

If the channels (n) and (n+1) are configured to capture consecutive edges of the same polarity, then the period of the channel (n) input signal is measured. If both channels (n) and (n+1) are configured to capture rising edges ( $ELS(n)B:ELS(n)A = 0:1$  and  $ELS(n+1)B:ELS(n+1)A = 0:1$ ), then the period between two consecutive rising edges is measured. If both channels (n) and (n+1) are configured to capture falling edges ( $ELS(n)B:ELS(n)A = 1:0$  and  $ELS(n+1)B:ELS(n+1)A = 1:0$ ), then the period between two consecutive falling edges is measured.

The period measurement can be made in one-shot capture mode ([One-Shot Capture Mode](#)) or continuous capture mode ([Continuous Capture Mode](#)).

## Functional Description

The following figure shows an example of the dual edge capture – one-shot mode used to measure the period between two consecutive rising edges. The DECAPEN bit selects the dual edge capture mode, so it keeps set in all operation mode. The DECAP bit is set to enable the measurement of next period. The CH(n)F bit is set when the first rising edge is detected, that is, the edge selected by ELS(n)B:ELS(n)A bits. The CH(n+1)F bit is set and DECAP bit is cleared when the second rising edge is detected, that is, the edge selected by ELS(n+1)B:ELS(n+1)A bits. Both DECAP and CH(n+1)F bits indicate when two selected edges were captured and the C(n)V and C(n+1)V registers are ready for reading.




### Note

- The commands set DECAPEN, set DECAP, clear CH(n)F, and clear CH(n+1)F are made by the user.
- Problem 1: channel (n) input = 0, set DECAP, not clear CH(n)F, and not clear CH(n+1)F.
- Problem 2: channel (n) input = 1, set DECAP, not clear CH(n)F, and clear CH(n+1)F.
- Problem 3: channel (n) input = 1, set DECAP, not clear CH(n)F, and not clear CH(n+1)F.

**Figure 44-288. Dual Edge Capture – One-Shot Mode to Measure of the Period Between Two Consecutive Rising Edges**

The following figure shows an example of the dual edge capture – continuous mode used to measure the period between two consecutive rising edges. The DECAPEN bit selects the dual edge capture mode, so it keeps set in all operation mode. While the DECAP bit is set the configured measurements are made. The CH(n)F bit is set when the first rising

edge is detected, that is, the edge selected by ELS(n)B:ELS(n)A bits. The CH(n+1)F bit is set when the second rising edge is detected, that is, the edge selected by ELS(n+1)B:ELS(n+1)A bits. The CH(n+1)F bit indicates when two edges of the period were captured and the C(n)V and C(n+1)V registers are ready for reading.



Note

- The commands set DECAPEN, set DECAP, clear CH(n)F, and clear CH(n+1)F are made by the user.

**Figure 44-289. Dual Edge Capture – Continuous Mode to Measure of the Period Between Two Consecutive Rising Edges**

#### 44.4.24.5 Read Coherency Mechanism

The dual edge capture mode implements a read coherency mechanism between the FTM counter value captured in C(n)V and C(n+1)V registers. The read coherency mechanism is illustrated in the following figure. In this example, the channels (n) and (n+1) are in dual edge capture – continuous mode for positive polarity pulse width measurement. Thus, the channel (n) is configured to capture the FTM counter value when there is a rising edge at channel (n) input signal, and channel (n+1) to capture the FTM counter value when there is a falling edge at channel (n) input signal.


## Functional Description

When a rising edge occurs in the channel (n) input signal, the FTM counter value is captured into channel (n) capture buffer. The channel (n) capture buffer value is transferred to C(n)V register when a falling edge occurs in the channel (n) input signal. C(n)V register has the FTM counter value when the previous rising edge occurred, and the channel (n) capture buffer has the FTM counter value when the last rising edge occurred.

When a falling edge occurs in the channel (n) input signal, the FTM counter value is captured into channel (n+1) capture buffer. The channel (n+1) capture buffer value is transferred to C(n+1)V register when the C(n)V register is read.

In the following figure, the read of C(n)V returns the FTM counter value when the event 1 occurred and the read of C(n+1)V returns the FTM counter value when the event 2 occurred.

C(n)V register must be read prior to C(n+1)V register in dual edge capture one-shot and continuous modes for the read coherency mechanism works properly.



**Figure 44-290. Dual Edge Capture Mode Read Coherency Mechanism**


### 44.4.25 Quadrature Decoder Mode

The quadrature decoder mode is selected if (FTMEN = 1) and (QUADEN = 1). The quadrature decoder mode uses the input signals phase A and B to control the FTM counter increment and decrement. The following figure shows the quadrature decoder block diagram.

Each one of input signals phase A and B has a filter that is equivalent to the filter used in the channels input ([Filter for Input Capture Mode](#)). The phase A input filter is enabled by PHAFLTREN bit and this filter's value is defined by CH0FVAL[3:0] bits

(CH(n)FVAL[3:0] bits in FILTER0 register). The phase B input filter is enabled by PHBFLTREN bit and this filter's value is defined by CH1FVAL[3:0] bits (CH(n+1)FVAL[3:0] bits in FILTER0 register).

Except for CH0FVAL[3:0] and CH1FVAL[3:0] bits, no channel logic is used in quadrature decoder mode.




**Figure 44-291. Quadrature Decoder Block Diagram**

### Note

It is important to notice that the FTM counter is clocked by the phase A and B input signals when quadrature decoder mode is selected. Therefore it is expected that the quadrature decoder be used only with the FTM channels in input capture or output compare modes.

The PHAPOL bit selects the polarity of the phase A input, and the PHBPOL bit selects the polarity of the phase B input.

The QUADM0DE selects the encoding mode used in the quadrature decoder mode. If QUADM0DE = 1, then the count and direction encoding mode (see the following figure) is enabled. In this mode, the phase B input value indicates the counting direction (FTM counter increment or decrement), and the phase A input defines the counting rate (FTM counter is updated when there is a rising edge at phase A input signal).



**Figure 44-292. Quadrature Decoder – Count and Direction Encoding Mode**


If QUADMODE = 0, then the phase A and phase B encoding mode (see the following figure) is enabled. In this mode, the relationship between phase A and B signals indicates the counting direction, and phase A and B signals define the counting rate (FTM counter is updated when there is an edge either at the phase A or phase B signals).

If PHAPOL = 0 and PHBPOL = 0, then the FTM counter increment happens when:

- there is a rising edge at phase A signal and phase B signal is at logic zero;
- there is a rising edge at phase B signal and phase A signal is at logic one;
- there is a falling edge at phase B signal and phase A signal is at logic zero;
- there is a falling edge at phase A signal and phase B signal is at logic one;


and the FTM counter decrement happens when:

- there is a falling edge at phase A signal and phase B signal is at logic zero;
- there is a falling edge at phase B signal and phase A signal is at logic one;
- there is a rising edge at phase B signal and phase A signal is at logic zero;
- there is a rising edge at phase A signal and phase B signal is at logic one.



**Figure 44-293. Quadrature Decoder – Phase A and Phase B Encoding Mode**


The following figure shows the FTM counter overflow in up counting. In this case, when the FTM counter changes from MOD to CNTIN, TOF and TOFDIR bits are set. TOF bit indicates the FTM counter overflow occurred. TOFDIR indicates the counting was up when the FTM counter overflow occurred.



**Figure 44-294. FTM Counter Overflow in Up Counting for Quadrature Decoder Mode**

The following figure shows the FTM counter overflow in down counting. In this case, when the FTM counter changes from CNTIN to MOD, TOF bit is set and TOFDIR bit is cleared. TOF bit indicates the FTM counter overflow occurred. TOFDIR indicates the counting was down when the FTM counter overflow occurred.


**Functional Description**



**Figure 44-295. FTM Counter Overflow in Down Counting for Quadrature Decoder Mode**


**44.4.25.1 Quadrature Decoder Boundary Conditions**

The following figures are examples of motor jittering which causes the FTM counter transitions as indicated by these figures. It is expected to observe these behaviors in motor position control applications.



**Figure 44-296. Motor Position Jittering in a Mid Count Value**

The following figure shows motor jittering produced by the phase B and A pulses respectively. The first highlighted transition causes a jitter on the FTM counter value near the maximum count value (MOD). The second indicated transition occurs on phase A and causes the FTM counter transition between the maximum and minimum count values which are defined by MOD and CNTIN registers.



**Figure 44-297. Motor Position Jittering Near Maximum and Minimum Count Value**

The appropriate settings of the phase A and phase B input filters are important to avoid glitches that may cause oscillation on the FTM counter value. The preceding figures show examples of oscillations that can be caused by poor input filter setup. Thus, it is important to guarantee a minimum pulse width to avoid these oscillations.

#### 44.4.26 BDM Mode

When the chip is in BDM mode, the BDMODE[1:0] bits select the behavior of the FTM counter, the CH(n)F bit, the channels output, and the writes to the MOD, CNTIN, and C(n)V registers according to the following table.

**Table 44-309. FTM Behavior When the Chip Is in BDM Mode**

BDMODE	FTM Counter	CH(n)F Bit	FTM Channels Output	Writes to MOD, CNTIN, and C(n)V Registers
00	Stopped	can be set	Functional mode	Writes to these registers bypass the registers buffers
01	Stopped	is not set	The channels outputs are forced to their safe value according to POLn bit	Writes to these registers bypass the registers buffers

*Table continues on the next page...*

**Table 44-309. FTM Behavior When the Chip Is in BDM Mode (continued)**

BDMMODE	FTM Counter	CH(n)F Bit	FTM Channels Output	Writes to MOD, CNTIN, and C(n)V Registers
10	Stopped	is not set	The channels outputs are frozen when the chip enters in BDM mode	Writes to these registers bypass the registers buffers
11	Functional mode	can be set	Functional mode	Functional mode

Note that if  $BDMMODE[1:0] = 2'b00$  then the channels outputs remain at the value when the chip enters in BDM mode, since the FTM counter is stopped. However, the following situations modify the channels outputs in this BDM mode.

- Write any value to CNT register ([Counter Reset](#)). In this case, the FTM counter is updated with the CNTIN register value and the channels outputs are updated to the initial value – except for those channels set to output compare mode.
- FTM counter is reset by PWM synchronization mode ([FTM Counter Synchronization](#)). In this case, the FTM counter is updated with the CNTIN register value and the channels outputs are updated to the initial value – except for channels in output compare mode.
- In the channels outputs initialization ([Initialization](#)), the channel (n) output is forced to the CH(n)OI bit value when the value 1 is written to INIT bit.

### Note

It is expected that the  $BDMMODE[1:0] = 2'b00$  is not used with the fault control ([Fault Control](#)). Even if the fault control is enabled and a fault condition exists, the channels outputs values are as defined above.


## 44.4.27 Intermediate Load

The PWMLOAD register allows software to update the MOD, CNTIN, and C(n)V registers with the content of the register buffer at a defined load point. In this case it is not required to use the PWM synchronization control.

A possible loading point is when the FTM counter wraps from MOD value to CNTIN value. This loading point is always enabled. Another possible loading point is at the channel (j) match (FTM counter = C(j)V). This loading point is enabled when  $CHjSEL = 1$ . The following figure shows some examples of enabled loading points.

After enabling the loading points, the LDOK bit needs to be set for the load to occur. In this case the load occurs at the next enabled loading point according to the following conditions:

- If a new value was written to the MOD register, then the MOD register is updated with its write buffer value.
- If a new value was written to the CNTIN register and CNTINC = 1, then the CNTIN register is updated with its write buffer value.
- If a new value was written to the C(n)V register and SYNCEN<sub>m</sub> = 1 – where m indicates the pair channels (n) and (n+1), then the C(n)V register is updated with its write buffer value.
- If a new value was written to the C(n+1)V register and SYNCEN<sub>m</sub> = 1 – where m indicates the pair channels (n) and (n+1), then the C(n+1)V register is updated with its write buffer value.



**NOTE**

- (a) LDOK = 0, CH0SEL = 0, CH1SEL = 0, CH2SEL = 0, CH3SEL = 0, CH4SEL = 0, CH5SEL = 0, CH6SEL = 0, CH7SEL = 0  
 (b) LDOK = 1, CH0SEL = 0, CH1SEL = 0, CH2SEL = 0, CH3SEL = 0, CH4SEL = 0, CH5SEL = 0, CH6SEL = 0, CH7SEL = 0  
 (c) LDOK = 0, CH0SEL = 0, CH1SEL = 0, CH2SEL = 0, CH3SEL = 1, CH4SEL = 0, CH5SEL = 0, CH6SEL = 0, CH7SEL = 0  
 (d) LDOK = 1, CH0SEL = 0, CH1SEL = 0, CH2SEL = 0, CH3SEL = 0, CH4SEL = 0, CH5SEL = 0, CH6SEL = 1, CH7SEL = 0  
 (e) LDOK = 1, CH0SEL = 1, CH1SEL = 0, CH2SEL = 1, CH3SEL = 0, CH4SEL = 1, CH5SEL = 0, CH6SEL = 1, CH7SEL = 0  
 (f) LDOK = 1, CH0SEL = 1, CH1SEL = 1, CH2SEL = 1, CH3SEL = 1, CH4SEL = 1, CH5SEL = 1, CH6SEL = 1, CH7SEL = 1


**Figure 44-298. Loading Points for Intermediate Load**

**NOTE**

- If ELSjB and ELSjA bits are different from zero, then the channel (j) output signal is generated according to the configured output mode. If ELSjB and ELSjA bits are zero, then the generated signal is not available on channel (j) output.
- If CHjIE = 1, then the channel (j) interrupt is generated when the channel (j) match occurs.
- At the intermediate load neither the channels outputs nor the FTM counter are changed. Software must set the intermediate load at a safe point in time.
- It is expected that the intermediate load feature be used only in combine mode.

**44.4.28 Global Time Base (GTB)**

The global time base (GTB) is a FTM function that allows the synchronization of multiple FTM modules on a chip. The following figure shows an example of the GTB feature used to synchronize two FTM modules. In this case, the FTM A and B channels can behave as if just one FTM module was used, that is, a global time base.



**Figure 44-299. Global Time Base (GTB) Block Diagram**

The GTB functionality is implemented by the GTBEEN and GTBEOUT bits in the CONF register, the internal input signal *gtb\_in* and the internal output signal *gtb\_out*. The GTBEEN bit enables *gtb\_in* to control the FTM counter enable signal:

- If GTBEEN = 0, each one of FTM modules works independently according to their configured mode.
- If GTBEEN = 1, the FTM counter update is enabled only when *gtb\_in* is 1.

In the configuration described in the preceding figure, FTM modules A and B have their FTM counters enabled if at least one of the `gtb_out` signals from one of the FTM modules is 1. There are several possible configurations for the interconnection of the `gtb_in` and `gtb_out` signals (represented by the example glue logic shown in the figure). Note that these configurations are chip-dependent and implemented outside of the FTM modules. See the Chip Configuration details for the chip's specific implementation.

### NOTE

- In order to use the internal GTB signals to synchronize the FTM counter of different FTM modules, the configuration of each FTM module should guarantee that its FTM counter starts counting as soon as the `gtb_in` signal is 1.
- The GTB feature does not provide continuous synchronization of FTM counters, meaning that the FTM counters may lose synchronization during FTM operation. The GTB feature only allows the FTM counters to *start* their operation synchronously.

#### 44.4.28.1 Enabling the global time base (GTB)

To enable the GTB feature, follow these steps for each participating FTM module:

1. Stop the FTM counter: Write 00b to `SC[CLKS]`.
2. Program the FTM module to the intended configuration. (The operation mode needs to be consistent across all participating modules.)
3. Write 1 to `CONF[GTBEEN]` and write 0 to `CONF[GTBEOUT]` at the same time.
4. Select the intended FTM counter clock source in `SC[CLKS]`. (The clock source needs to be consistent across all participating modules.)
5. Reset the FTM counter: Write any value to the `CNT` register.

To initiate the GTB feature, follow these steps for the FTM module used as the time base:

1. Write 1 to `CONF[GTBEOUT]`.
2. If needed, configure the GTB glue logic connecting the FTM modules within the chip. Some chips do not require configuration of glue logic. See the Chip Configuration details for the chip's specific implementation.

## 44.5 Reset Overview

The FTM is reset whenever any chip reset occurs.

When the FTM exits from reset:


- the FTM counter and the prescaler counter are zero and are stopped (CLKS[1:0] = 00b);
- the timer overflow interrupt is zero (Timer Overflow Interrupt);
- the channels interrupts are zero (Channel (n) Interrupt);
- the fault interrupt is zero (Fault Interrupt);
- the channels are in input capture mode (Input Capture Mode);
- the channels outputs are zero;
- the channels pins are not controlled by FTM (ELS(n)B:ELS(n)A = 0:0) ().

The following figure shows the FTM behavior after the reset. At the reset (item 1), the FTM counter is disabled (see the description of the CLKS field in the Status and Control register), its value is updated to zero and the pins are not controlled by FTM ().

After the reset, the FTM should be configured (item 2). It is necessary to define the FTM counter mode, the FTM counting limits (MOD and CNTIN registers value), the channels mode and CnV registers value according to the channels mode.


Thus, it is recommended to write any value to CNT register (item 3). This write updates the FTM counter with the CNTIN register value and the channels output with its initial value (except for channels in output compare mode) (Counter Reset).

The next step is to select the FTM counter clock by the CLKS[1:0] bits (item 4). It is important to highlight that the pins are only controlled by FTM when CLKS[1:0] bits are different from zero ().



**Figure 44-300. FTM Behavior After Reset When the Channel (n) Is in Combine Mode**

The following figure shows an example when the channel (n) is in output compare mode and the channel (n) output is toggled when there is a match. In the output compare mode, the channel output is not updated to its initial value when there is a write to CNT register (item 3). In this case, it is recommended to use the software output control ([Software Output Control](#)) or the initialization ([Initialization](#)) to update the channel output to the selected value (item 4).



**Figure 44-301. FTM Behavior After Reset When the Channel (n) Is in Output Compare Mode**

## 44.6 FTM Interrupts

This section describes FTM interrupts.

### 44.6.1 Timer Overflow Interrupt

The timer overflow interrupt is generated when (TOIE = 1) and (TOF = 1).

### 44.6.2 Channel (n) Interrupt

The channel (n) interrupt is generated when (CHnIE = 1) and (CHnF = 1).

### 44.6.3 Fault Interrupt

The fault interrupt is generated when (FAULTIE = 1) and (FAULTF = 1).

---

# Chapter 45

## Periodic Interrupt Timer (PIT)

### 45.1 Introduction


#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The PIT timer module is an array of timers that can be used to raise interrupts and trigger DMA channels.

#### 45.1.1 Block Diagram

The following figure shows the PIT block diagram.



**Figure 45-1. Block diagram of the PIT**

### NOTE

Refer to the Chip Configuration information for the number of PIT channels used in this MCU.

## 45.1.2 Features

The main features of this block are:

- Timers can generate DMA trigger pulses
- Timers can generate interrupts
- All interrupts are maskable
- Independent timeout periods for each timer

## 45.2 Signal Description

The PIT module has no external pins.

## 45.3 Memory Map/Register Description

This section provides a detailed description of all registers accessible in the PIT module.

### NOTE

Reserved registers will read as 0, writes will have no effect.

### NOTE

Refer to the Chip Configuration information for the number of PIT channels used in this MCU.

**PIT memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_7000	PIT Module Control Register (PIT_MCR)	32	R/W	0000_0002h	<a href="#">45.3.1/1354</a>
4003_7100	Timer Load Value Register (PIT_LDVAL0)	32	R/W	0000_0000h	<a href="#">45.3.2/1355</a>
4003_7104	Current Timer Value Register (PIT_CVAL0)	32	R/W	0000_0000h	<a href="#">45.3.3/1355</a>
4003_7108	Timer Control Register (PIT_TCTRL0)	32	R/W	0000_0000h	<a href="#">45.3.4/1356</a>
4003_710C	Timer Flag Register (PIT_TFLG0)	32	R/W	0000_0000h	<a href="#">45.3.5/1357</a>
4003_7110	Timer Load Value Register (PIT_LDVAL1)	32	R/W	0000_0000h	<a href="#">45.3.2/1355</a>
4003_7114	Current Timer Value Register (PIT_CVAL1)	32	R/W	0000_0000h	<a href="#">45.3.3/1355</a>
4003_7118	Timer Control Register (PIT_TCTRL1)	32	R/W	0000_0000h	<a href="#">45.3.4/1356</a>
4003_711C	Timer Flag Register (PIT_TFLG1)	32	R/W	0000_0000h	<a href="#">45.3.5/1357</a>
4003_7120	Timer Load Value Register (PIT_LDVAL2)	32	R/W	0000_0000h	<a href="#">45.3.2/1355</a>
4003_7124	Current Timer Value Register (PIT_CVAL2)	32	R/W	0000_0000h	<a href="#">45.3.3/1355</a>
4003_7128	Timer Control Register (PIT_TCTRL2)	32	R/W	0000_0000h	<a href="#">45.3.4/1356</a>
4003_712C	Timer Flag Register (PIT_TFLG2)	32	R/W	0000_0000h	<a href="#">45.3.5/1357</a>

*Table continues on the next page...*


PIT memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_7130	Timer Load Value Register (PIT_LDVAL3)	32	R/W	0000_0000h	45.3.2/ 1355
4003_7134	Current Timer Value Register (PIT_CVAL3)	32	R/W	0000_0000h	45.3.3/ 1355
4003_7138	Timer Control Register (PIT_TCTRL3)	32	R/W	0000_0000h	45.3.4/ 1356
4003_713C	Timer Flag Register (PIT_TFLG3)	32	R/W	0000_0000h	45.3.5/ 1357

45.3.1 PIT Module Control Register (PIT\_MCR)

This register controls whether the timer clocks should be enabled and whether the timers should run in debug mode.

Address: PIT\_MCR is 4003\_7000h base + 0h offset = 4003\_7000h



PIT\_MCR field descriptions

Field	Description
31–2 Reserved	This read-only field is reserved and always has the value zero.
1 MDIS	Module Disable This is used to disable the module clock. This bit must be enabled before any other setup is done. 0 Clock for PIT Timers is enabled. 1 Clock for PIT Timers is disabled.
0 FRZ	Freeze Allows the timers to be stopped when the device enters debug mode. 0 Timers continue to run in debug mode. 1 Timers are stopped in debug mode.

### 45.3.2 Timer Load Value Register (PIT\_LDVALn)


These registers select the timeout period for the timer interrupts.

Addresses: PIT\_LDVAL0 is 4003\_7000h base + 100h offset = 4003\_7100h

PIT\_LDVAL1 is 4003\_7000h base + 110h offset = 4003\_7110h

PIT\_LDVAL2 is 4003\_7000h base + 120h offset = 4003\_7120h

PIT\_LDVAL3 is 4003\_7000h base + 130h offset = 4003\_7130h



#### PIT\_LDVALn field descriptions

Field	Description
31–0 TSV	<p>Timer Start Value Bits</p> <p>These bits set the timer start value. The timer will count down until it reaches 0, then it will generate an interrupt and load this register value again. Writing a new value to this register will not restart the timer, instead the value will be loaded once the timer expires. To abort the current cycle and start a timer period with the new value, the timer must be disabled and enabled again.</p>

### 45.3.3 Current Timer Value Register (PIT\_CVALn)


These registers indicate the current timer position.

Addresses: PIT\_CVAL0 is 4003\_7000h base + 104h offset = 4003\_7104h

PIT\_CVAL1 is 4003\_7000h base + 114h offset = 4003\_7114h

PIT\_CVAL2 is 4003\_7000h base + 124h offset = 4003\_7124h

PIT\_CVAL3 is 4003\_7000h base + 134h offset = 4003\_7134h



#### PIT\_CVALn field descriptions

Field	Description
31–0 TVL	<p>Current Timer Value</p> <p>If the timer is enabled, these bits represent the current timer value. If the timer is disabled, do not use this field as its value is unreliable.</p>

**PIT\_CVALn field descriptions (continued)**

Field	Description
	<b>NOTE:</b> The timer uses a downcounter. The timer values are frozen in debug mode if the MCR[FRZ] bit is set.

**45.3.4 Timer Control Register (PIT\_TCTRLn)**


These register contain the control bits for each timer.

Addresses: PIT\_TCTRL0 is 4003\_7000h base + 108h offset = 4003\_7108h

PIT\_TCTRL1 is 4003\_7000h base + 118h offset = 4003\_7118h

PIT\_TCTRL2 is 4003\_7000h base + 128h offset = 4003\_7128h

PIT\_TCTRL3 is 4003\_7000h base + 138h offset = 4003\_7138h



**PIT\_TCTRLn field descriptions**

Field	Description
31–2 Reserved	This read-only field is reserved and always has the value zero.
1 TIE	Timer Interrupt Enable Bit.  When an interrupt is pending (TIF set), enabling the interrupt will immediately cause an interrupt event. To avoid this, the associated TIF flag must be cleared first.  0 Interrupt requests from Timer n are disabled. 1 Interrupt will be requested whenever TIF is set.
0 TEN	Timer Enable Bit.  This bit enables or disables the timer.  0 Timer n is disabled. 1 Timer n is active.

### 45.3.5 Timer Flag Register (PIT\_TFLGn)


These registers hold the PIT interrupt flags.

Addresses: PIT\_TFLG0 is 4003\_7000h base + 10Ch offset = 4003\_710Ch

PIT\_TFLG1 is 4003\_7000h base + 11Ch offset = 4003\_711Ch

PIT\_TFLG2 is 4003\_7000h base + 12Ch offset = 4003\_712Ch

PIT\_TFLG3 is 4003\_7000h base + 13Ch offset = 4003\_713Ch



#### PIT\_TFLGn field descriptions

Field	Description
31–1 Reserved	This read-only field is reserved and always has the value zero.
0 TIF	<p>Timer Interrupt Flag.</p> <p>TIF is set to 1 at the end of the timer period. This flag can be cleared only by writing it with 1. Writing 0 has no effect. If enabled (TIE = 1), TIF causes an interrupt request.</p> <p>0 Time-out has not yet occurred. 1 Time-out has occurred.</p>

## 45.4 Functional Description

This section provides the functional description of the module.

### 45.4.1 General

This section gives detailed information on the internal operation of the module. Each timer can be used to generate trigger pulses as well as to generate interrupts. Each interrupt is available on a separate interrupt line.

### 45.4.1.1 Timers

The timers generate triggers at periodic intervals, when enabled. They load their start values, as specified in their LDVAL registers, then count down until they reach 0. Then they load their respective start value again. Each time a timer reaches 0, it will generate a trigger pulse and set the interrupt flag.

All interrupts can be enabled or masked (by setting the TIE bits in the TCTRL registers). A new interrupt can be generated only after the previous one is cleared.

If desired, the current counter value of the timer can be read via the CVAL registers.

The counter period can be restarted, by first disabling, then enabling the timer with the TEN bit (see the following figure).




Figure 45-23. Stopping and Starting a Timer

The counter period of a running timer can be modified, by first disabling the timer, setting a new load value and then enabling the timer again (see the following figure).




Figure 45-24. Modifying Running Timer Period

It is also possible to change the counter period without restarting the timer by writing the LDVAL register with the new load value. This value will then be loaded after the next trigger event (see the following figure).




Figure 45-25. Dynamically Setting a New Load Value

### 45.4.1.2 Debug Mode

In debug mode, the timers will be frozen based on FRZ bit in PIT module control register. This is intended to aid software development, allowing the developer to halt the processor, investigate the current state of the system (for example, the timer values) and then continue the operation.

### 45.4.2 Interrupts

All of the timers support interrupt generation. Refer to the MCU specification for related vector addresses and priorities.

Timer interrupts can be enabled by setting the TIE bits. The timer interrupt flags (TIF) are set to 1 when a timeout occurs on the associated timer, and are cleared to 0 by writing a 1 to that TIF bit.

## 45.5 Initialization and Application Information

In the example configuration:

- The PIT clock has a frequency of 50 MHz.
- Timer 1 creates an interrupt every 5.12 ms.
- Timer 3 creates a trigger event every 30 ms.

First the PIT module must be activated by writing a 0 to the MDIS bit in the MCR.

The 50 MHz clock frequency equates to a clock period of 20 ns. Timer 1 needs to trigger every  $5.12 \text{ ms} / 20 \text{ ns} = 256000$  cycles and timer 3 every  $30 \text{ ms} / 20 \text{ ns} = 1500000$  cycles. The value for the LDVAL register trigger is calculated as:

$\text{LDVAL trigger} = (\text{period} / \text{clock period}) - 1$

## Initialization and Application Information

This means LDVAL1 should be written with 0x0003E7FF, and LDVAL3 should be written with 0x0016E35F.

The interrupt for Timer 1 is enabled by setting TIE in the TCTRL1 register. The timer is started by writing 1 to bit TEN in the TCTRL1 register.

Timer 3 shall be used only for triggering. Therefore Timer 3 is started by writing a 1 to bit TEN in the TCTRL3 register, bit TIE stays at 0.

The following example code matches the described setup:

```
// turn on PIT
PIT_MCR = 0x00;

// Timer 1
PIT_LDVAL1 = 0x0003E7FF; // setup timer 1 for 256000 cycles
PIT_TCTRL1 = TIE; // enable Timer 1 interrupts
PIT_TCTRL1 |= TEN; // start Timer 1

// Timer 3
PIT_LDVAL3 = 0x0016E35F; // setup timer 3 for 1500000 cycles
PIT_TCTRL3 |= TEN; // start Timer 3
```

# Chapter 46

## Low power timer (LPTMR)

### 46.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The low power timer (LPTMR) can be configured to operate as a time counter (with optional prescaler) or as a pulse counter (with optional glitch filter) across all power modes, including the low leakage modes. It can also continue operating through most system reset events, allowing it to be used as a time of day counter.

#### 46.1.1 Features

The LPTMR module's features include:

- 16-bit time counter or pulse counter with compare
  - Optional interrupt can generate asynchronous wakeup from any low power mode
  - Hardware trigger output
  - Counter supports free-running mode or reset on compare
- Configurable clock source for prescaler/glitch filter
- Configurable input source for pulse counter
  - Rising edge or falling edge

#### 46.1.2 Modes of operation

##### 46.1.2.1 Run mode

In run mode, the LPTMR operates normally.

### 46.1.2.2 Wait mode

In wait mode, the LPTMR continues to operate normally and may be configured to exit the low power mode by generating an interrupt request.

### 46.1.2.3 Stop mode

In stop mode, the LPTMR continues to operate normally and may be configured to exit the low power mode by generating an interrupt request.

### 46.1.2.4 Low leakage modes

In low leakage modes, the LPTMR continues to operate normally and may be configured to exit the low power mode by generating an interrupt request.

### 46.1.2.5 Debug modes

During debug mode, the LPTMR continues to operate normally.

## 46.2 LPTMR signal descriptions

Table 46-1. LPTMR signal descriptions

Signal	Description	I/O
LPTMR_ALT $n$	Pulse counter input pin	I

## 46.2.1 Detailed signal descriptions

Table 46-2. LPTMR interface-detailed signal descriptions

Signal	I/O	Description	
LPTMR_ALT $n$	I	Pulse counter input. The LPTMR can select one of the input pins to be used in pulse counter mode.	
		State meaning	Assertion-If configured for pulse counter mode with active high input then assertion causes the LPTMR counter register to increment. Negation-If configured for pulse counter mode with active low input then negation cause the LPTMR counter register to increment.
		Timing	Assertion or negation may occur at any time; input may assert asynchronously to the bus clock.

## 46.3 Memory map and register definition

### NOTE


The LPTMR registers are reset only on a POR or LVD event.  
See [LPTMR power and reset](#) for more details.

### LPTMR memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_0000	Low Power Timer Control Status Register (LPTMR0_CSR)	32	R/W	0000_0000h	<a href="#">46.3.1/1364</a>
4004_0004	Low Power Timer Prescale Register (LPTMR0_PSR)	32	R/W	0000_0000h	<a href="#">46.3.2/1365</a>
4004_0008	Low Power Timer Compare Register (LPTMR0_CMR)	32	R/W	0000_0000h	<a href="#">46.3.3/1367</a>
4004_000C	Low Power Timer Counter Register (LPTMR0_CNR)	32	R	0000_0000h	<a href="#">46.3.4/1367</a>

### 46.3.1 Low Power Timer Control Status Register (LPTMRx\_CSR)

Addresses: LPTMR0\_CSR is 4004\_0000h base + 0h offset = 4004\_0000h



LPTMRx\_CSR field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 TCF	<p>Timer Compare Flag</p> <p>The timer compare flag is set when the LPTMR is enabled and the LPTMR Counter Register equals the LPTMR Compare Register and increments. This Timer Compare Flag is cleared when the LPTMR is disabled or a logic one is written to the Timer Compare Flag.</p> <p>0 LPTMR Counter Register has not equaled the LPTMR Compare Register and incremented                      1 LPTMR Counter Register has equaled the LPTMR Compare Register and incremented</p>
6 TIE	<p>Timer Interrupt Enable</p> <p>When the Timer Interrupt Enable is set, the LPTMR Interrupt is generated whenever the Timer Compare Flag is also set.</p> <p>0 Timer Interrupt Disabled.                      1 Timer Interrupt Enabled.</p>
5–4 TPS	<p>Timer Pin Select</p> <p>The Timer Pin Select configures the input source to be used in Pulse Counter mode. The Timer Pin Select should only be altered when the LPTMR is disabled. The input connections vary by device. See the Chip Configuration details for information on the connections to these inputs.</p> <p>00 Pulse counter input 0 is selected.                      01 Pulse counter input 1 is selected.                      10 Pulse counter input 2 is selected.                      11 Pulse counter input 3 is selected.</p>
3 TPP	Timer Pin Polarity

Table continues on the next page...

## LPTMRx\_CSR field descriptions (continued)

Field	Description
	<p>The Timer Pin Polarity configures the polarity of the input source in Pulse Counter mode. The Timer Pin Polarity should only be changed when the LPTMR is disabled.</p> <p>0 Pulse Counter input source is active high, and LPTMR Counter Register will increment on the rising edge.</p> <p>1 Pulse Counter input source is active low, and LPTMR Counter Register will increment on the falling edge.</p>
2 TFC	<p>Timer Free Running Counter</p> <p>When clear the Timer Free Running Counter configures the LPTMR Counter Register to reset whenever the Timer Compare Flag is set. When set, the Timer Free Running Counter configures the LPTMR Counter Register to reset on overflow. The Timer Free Running Counter should only be altered when the LPTMR is disabled.</p> <p>0 LPTMR Counter Register is reset whenever the Timer Compare Flag is set.</p> <p>1 LPTMR Counter Register is reset on overflow.</p>
1 TMS	<p>Timer Mode Select</p> <p>The Timer Mode Select configures the mode of the LPTMR. The Timer Mode Select should only be altered when the LPTMR is disabled.</p> <p>0 Time Counter mode.</p> <p>1 Pulse Counter mode.</p>
0 TEN	<p>Timer Enable</p> <p>When the Timer Enable bit is clear, it resets the LPTMR internal logic (including the LPTMR Counter Register and Timer Compare Flag). When the Timer Enable bit is set, the LPTMR is enabled. When writing 1 to this bit, bits LPTMR_CSR[5:1] should not be altered.</p> <p>0 LPTMR is disabled and internal logic is reset.</p> <p>1 LPTMR is enabled.</p>

## 46.3.2 Low Power Timer Prescale Register (LPTMRx\_PSR)

Addresses: LPTMR0\_PSR is 4004\_0000h base + 4h offset = 4004\_0004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																PRESCALE			PBYP	PCS											
W																	PRESCALE			PBYP	PCS											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

## LPTMRx\_PSR field descriptions

Field	Description
31–7 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

## LPTMRx\_PSR field descriptions (continued)

Field	Description
6–3 PRESCALE	<p>Prescale Value</p> <p>The Prescaler Value register field configures the size of the Prescaler (in Time Counter mode) or width of the Glitch Filter (in Pulse Counter mode). The Prescale Value should only be altered when the LPTMR is disabled.</p> <p>0000 Prescaler divides the prescaler clock by 2; Glitch Filter does not support this configuration.</p> <p>0001 Prescaler divides the prescaler clock by 4; Glitch Filter recognizes change on input pin after 2 rising clock edges.</p> <p>0010 Prescaler divides the prescaler clock by 8; Glitch Filter recognizes change on input pin after 4 rising clock edges.</p> <p>0011 Prescaler divides the prescaler clock by 16; Glitch Filter recognizes change on input pin after 8 rising clock edges.</p> <p>0100 Prescaler divides the prescaler clock by 32; Glitch Filter recognizes change on input pin after 16 rising clock edges.</p> <p>0101 Prescaler divides the prescaler clock by 64; Glitch Filter recognizes change on input pin after 32 rising clock edges.</p> <p>0110 Prescaler divides the prescaler clock by 128; Glitch Filter recognizes change on input pin after 64 rising clock edges.</p> <p>0111 Prescaler divides the prescaler clock by 256; Glitch Filter recognizes change on input pin after 128 rising clock edges.</p> <p>1000 Prescaler divides the prescaler clock by 512; Glitch Filter recognizes change on input pin after 256 rising clock edges.</p> <p>1001 Prescaler divides the prescaler clock by 1024; Glitch Filter recognizes change on input pin after 512 rising clock edges.</p> <p>1010 Prescaler divides the prescaler clock by 2048; Glitch Filter recognizes change on input pin after 1024 rising clock edges.</p> <p>1011 Prescaler divides the prescaler clock by 4096; Glitch Filter recognizes change on input pin after 2048 rising clock edges.</p> <p>1100 Prescaler divides the prescaler clock by 8192; Glitch Filter recognizes change on input pin after 4096 rising clock edges.</p> <p>1101 Prescaler divides the prescaler clock by 16384; Glitch Filter recognizes change on input pin after 8192 rising clock edges.</p> <p>1110 Prescaler divides the prescaler clock by 32768; Glitch Filter recognizes change on input pin after 16384 rising clock edges.</p> <p>1111 Prescaler divides the prescaler clock by 65536; Glitch Filter recognizes change on input pin after 32768 rising clock edges.</p>
2 PBYP	<p>Prescaler Bypass</p> <p>When the Prescaler Bypass is set the selected prescaler clock (in Time Counter mode) or selected input source (in Pulse Counter mode) directly clocks the LPTMR Counter Register. When the Prescaler Bypass is clear, the LPTMR Counter Register is clocked by the output of the prescaler/glitch filter. The Prescaler Bypass should only be altered when the LPTMR is disabled.</p> <p>0 Prescaler/Glitch Filter is enabled.</p> <p>1 Prescaler/Glitch Filter is bypassed.</p>
1–0 PCS	<p>Prescaler Clock Select</p> <p>The Prescaler Clock Select selects the clock to be used by the LPTMR prescaler/glitch filter. The Prescaler Clock Select should only be altered when the LPTMR is disabled. The clock connections vary by device. See the Chip Configuration details for information on the connections to these inputs.</p>

*Table continues on the next page...*

## LPTMRx\_PSR field descriptions (continued)

Field	Description
00	Prescaler/glitch filter clock 0 selected
01	Prescaler/glitch filter clock 1 selected
10	Prescaler/glitch filter clock 2 selected
11	Prescaler/glitch filter clock 3 selected

## 46.3.3 Low Power Timer Compare Register (LPTMRx\_CMCR)

Addresses: LPTMR0\_CMCR is 4004\_0000h base + 8h offset = 4004\_0008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																COMPARE															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

## LPTMRx\_CMCR field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 COMPARE	Compare Value  When the LPTMR is enabled and the LPTMR Counter Register equals the value in the LPTMR Compare Register and increments, the Timer Compare Flag is set and the Hardware Trigger asserts until the next time the LPTMR Counter Register increments. If the LPTMR Compare Register is zero, the Hardware Trigger will remain asserted until the LPTMR is disabled. If the LPTMR is enabled, the LPTMR Compare Register should only be altered when the Timer Compare Flag is set.

## 46.3.4 Low Power Timer Counter Register (LPTMRx\_CNCR)

Addresses: LPTMR0\_CNCR is 4004\_0000h base + Ch offset = 4004\_000Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																COUNTER															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

## LPTMRx\_CNCR field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 COUNTER	Counter Value

## LPTMRx\_CNR field descriptions (continued)

Field	Description
-------	-------------

## 46.4 Functional description

### 46.4.1 LPTMR power and reset

The LPTMR remains powered in all power modes, including low leakage modes. If the LPTMR is not required to remain operating during a low power mode, then it should be disabled before entering the mode.

The LPTMR is reset only on global POR or LVD. When configuring the LPTMR registers, the control status register should be initially written with the timer disabled, before configuring the LPTMR prescale register and compare register. The timer enable should then be set as the last step in the initialization. This ensures the LPTMR is configured correctly and the LPTMR counter is reset to zero following a warm reset.

### 46.4.2 LPTMR clocking

The LPTMR prescaler/glitch filter can be clocked by one of four clocks. The clock source should be enabled before the LPTMR is enabled.

#### NOTE

The clock source selected may need to be configured to remain enabled in low power modes, otherwise the LPTMR will not operate during low power modes.

In pulse counter mode with the prescaler/glitch filter bypassed, the selected input source directly clocks the LPTMR counter register and no other clock source is required. To minimize power in this case, configure the prescaler clock source for a clock that is not toggling.

#### NOTE

The clock source or pulse input source selected for the LPTMR should not exceed the frequency  $f_{LPTMR}$  defined in the device datasheet.

### 46.4.3 LPTMR prescaler/glitch filter

The LPTMR prescaler and glitch filter share the same logic which operates as a prescaler in time counter mode and as a glitch filter in pulse counter mode.

The prescaler/glitch filter configuration must not be altered when the LPTMR is enabled.

#### 46.4.3.1 Prescaler enabled

In time counter mode when the prescaler is enabled, the output of the prescaler directly clocks the LPTMR counter register. When the LPTMR is enabled, the LPTMR counter register will increment every  $2^2$  to  $2^{16}$  prescaler clock cycles. After the LPTMR is enabled, the first increment of the LPTMR counter register will take an additional one or two prescaler clock cycles due to synchronization logic.

#### 46.4.3.2 Prescaler bypassed

In time counter mode when the prescaler is bypassed, the selected prescaler clock increments the LPTMR counter register on every clock cycle. When the LPTMR is enabled, the first increment will take an additional one or two prescaler clock cycles due to synchronization logic.

#### 46.4.3.3 Glitch filter

In pulse counter mode when the glitch filter is enabled, the output of the glitch filter directly clocks the LPTMR counter register. When the LPTMR is first enabled, the output of the glitch filter is asserted (logic one for active high and logic zero for active low). If the selected input source remains negated for at least  $2^1$  to  $2^{15}$  consecutive prescaler clock rising edges, then the glitch filter output will also negate. If the selected input source remains asserted for at least  $2^1$  to  $2^{15}$  consecutive prescaler clock rising edges, then the glitch filter output will also assert. Note that the input is only sampled on the rising clock edge.

The LPTMR counter register will increment each time the glitch filter output asserts. In pulse counter mode, the maximum rate at which the LPTMR counter register can increment is once every  $2^2$  to  $2^{16}$  prescaler clock edges. When first enabled, the glitch filter will wait an additional one or two prescaler clock edges due to synchronization logic.

### 46.4.3.4 Glitch filter bypassed

In pulse counter mode when the glitch filter is bypassed, the selected input source increments the LPTMR counter register every time it asserts. Before the LPTMR is first enabled, the selected input source is forced to asserted. This is to prevent the LPTMR counter register from incrementing if the selected input source is already asserted when the LPTMR is first enabled.

### 46.4.4 LPTMR compare

When the LPTMR counter register equals the value of the LPTMR compare register and increments, the following events occur:

- Timer compare flag is set
- LPTMR interrupt is generated if Timer Interrupt Enable is also set
- LPTMR hardware trigger is generated
- LPTMR counter register is reset if the free running counter bit is clear

When the LPTMR is enabled, the LPTMR compare register can only be altered when the timer compare flag is set. When updating the LPTMR compare register, the LPTMR compare register must be written and the timer compare flag must be cleared before the LPTMR counter has incremented past the new LPTMR compare value.

### 46.4.5 LPTMR counter

The LPTMR counter register increments by one on every:

- prescaler clock (time counter mode with prescaler bypassed)
- prescaler output (time counter mode with prescaler enabled)
- input source assertion (pulse counter mode with glitch filter bypassed)
- glitch filter output (pulse counter mode with glitch filter enabled).

The LPTMR counter register is reset when the LPTMR is disabled or if the counter register overflows. If the CSR[TFC] control bit is set then the LPTMR counter register is also reset whenever the CSR[TCF] status flag is set.

The LPTMR counter register continues incrementing when the core is halted in debug mode.

The LPTMR counter register cannot be initialized, but can be read at any time. On each read of the LPTMR counter register, software must first write to the LPTMR counter register with any value. This will synchronize and register the current value of the LPTMR counter register into a temporary register. The contents of the temporary register are returned on each read of the LPTMR counter register.

When reading the LPTMR counter register, the bus clock must be at least two times faster than the rate at which the LPTMR counter is incrementing, otherwise incorrect data may be returned.

#### 46.4.6 LPTMR hardware trigger

The LPTMR hardware trigger asserts at the same time the timer compare flag is set and can be used to trigger hardware events in other peripherals without software intervention. The hardware trigger is always enabled.

When the LPTMR compare register is set to zero with the free running counter bit clear, the LPTMR hardware trigger will assert on the first compare and does not negate. When the LPTMR compare register is set to a non-zero value (or if the free running counter bit is set) the LPTMR hardware trigger will assert on each compare and negate on the following increment of the LPTMR counter register.

#### 46.4.7 LPTMR interrupt

The LPTMR interrupt is generated whenever the CSR[TIE] and CSR[TCF] are set. The CSR[TCF] is cleared by disabling the LPTMR or by writing a logic one to it.

The CSR[TIE] can be altered and the CSR[TCF] can be cleared while the LPTMR is enabled.

The LPTMR interrupt is generated asynchronously to the system clock and can be used to generate a wakeup from any low power mode, including the low leakage modes (provided the LPTMR is enabled as a wakeup source).



# Chapter 47

## Carrier Modulator Transmitter (CMT)

### 47.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The carrier modulator transmitter (CMT) module provides means to generate the protocol timing and carrier signals for a wide variety of encoding schemes. The CMT incorporates hardware to off-load the critical and/or lengthy timing requirements associated with signal generation from the CPU, releasing much of its bandwidth to handle other tasks such as code data generation, data decompression, or keyboard scanning. The CMT does not include dedicated hardware configurations for specific protocols but is intended to be sufficiently programmable in its function to handle the timing requirements of most protocols with minimal CPU intervention. When the modulator is disabled, certain CMT registers can be used to change the state of the infrared output (CMT\_IRO) signal directly. This feature allows for the generation of future protocol timing signals not readily producible by the current architecture.

### 47.2 Features

The features of this module include:


- Four modes of operation
  - Time; with independent control of high and low times
  - Baseband
  - Frequency shift key (FSK)
  - Direct software control of CMT\_IRO signal

## Block Diagram

- Extended space operation in time, baseband, and FSK modes
- Selectable input clock divider
- Interrupt on end of cycle
  - Ability to disable CMT\_IRO signal and use as timer interrupt

### 47.3 Block Diagram

The following figure is the CMT block diagram.



**Figure 47-1. CMT Module Block Diagram**

## 47.4 Modes of Operation

The CMT module operates in the following modes.

- Time—When operating in time mode, the user independently defines the high and low times of the carrier signal to determine both period and duty cycle.
- Baseband—When MSC[BASE] bit is set, the carrier output ( $f_{cg}$ ) to the modulator is held high continuously to allow for the generation of baseband protocols.
- Frequency shift key (FSK)—This mode allows the carrier generator to alternate between two sets of high and low times. When operating in FSK mode, the generator will toggle between the two sets when instructed by the modulator, allowing the user to dynamically switch between two carrier frequencies without CPU intervention.

The following table summarizes the CMT's modes.

**Table 47-1. CMT Modes of Operation**

Mode	MSC[MCGEN] <sup>1</sup>	MSC[BASE] <sup>2</sup>	MSC[FSK] <sup>2</sup>	MSC[EXSPC]	Comment
Time	1	0	0	0	$f_{cg}$ controlled by primary high and low registers. $f_{cg}$ transmitted to CMT_IRO signal when modulator gate is open.
Baseband	1	1	X	0	$f_{cg}$ is always high. CMT_IRO signal high when modulator gate is open.
FSK	1	0	1	0	$f_{cg}$ control alternates between primary high/low registers and secondary high/low registers. $f_{cg}$ transmitted to CMT_IRO signal when modulator gate is open.
Extended Space	1	X	X	1	Setting MSC[EXSPC] bit causes subsequent modulator cycles to be spaces (modulator out not asserted) for the duration of the modulator period (mark and space times).
IRO Latch	0	X	X	X	OC[IROL] bit controls state of CMT_IRO signal.

1. To prevent spurious operation, initialize all data and control registers before beginning a transmission (MSC[MCGEN]=1).
2. These bits are not double buffered and should not be changed during a transmission (while MSC[MCGEN]=1).

## NOTE

The assignment of module modes to core modes is chip-specific. For module-to-core mode assignments, see the chapter that describes how modules are configured.

### 47.4.1 Wait Mode Operation

During wait mode, the CMT if enabled, will continue to operate normally . However, there is no change in operating modes of CMT while in wait mode, because the CPU is not operating.

### 47.4.2 Stop Mode Operation

This section describes the CMT stop mode operations.

#### 47.4.2.1 Normal Stop Mode Operation

During Normal Stop mode, clocks to the CMT module are halted . No registers are affected.

Because the clocks are halted, the CMT will resume upon exit from Normal Stop. Software should ensure that the Normal Stop mode is not entered while the modulator is still in operation to prevent the CMT\_IRO signal from being asserted while in Normal Stop mode. This may require a time-out period from the time that MSC[MCGEN] bit is cleared to allow the last modulator cycle to complete.

#### 47.4.2.2 Low Power Stop Mode Operation

During Low Power Stop mode, the CMT module is completely powered off internally and the CMT\_IRO signal state at the time that Low Power Stop mode is entered is latched and held. To prevent the CMT\_IRO signal from being asserted while in Low Power Stop mode, software should assure that the signal is not active when entering Low Power Stop mode. Upon wake-up from Low Power Stop mode, the CMT module will be in the reset state.

## 47.5 CMT External Signal Descriptions

This table shows the description of the external signal.

**Table 47-2. CMT Signal Descriptions**

Signal	Description	I/O
CMT_IRO	Infrared Output	O

### 47.5.1 CMT\_IRO — Infrared Output

This output signal is driven by the modulator output when MSC[MCGEN] is set and OC[IROPEN] is set. The CMT\_IRO signal starts a valid transmission with a delay, after MSC[MCGEN] bit be asserted to high, that can be calculated based on two register bits. The following table shows how to calculate this delay.

If MSC[MCGEN] bit is cleared and OC[IROPEN] bit is set, the signal is driven by OC[IROL] bit. This enables user software to directly control the state of the CMT\_IRO signal by writing to OC[IROL] bit. If OC[IROPEN] bit is cleared, the signal is disabled and is not driven by the CMT module. Therefore, CMT can be configured as a modulo timer for generating periodic interrupts without causing signal activity.

**Table 47-3. CMT\_IRO signal delay calculation**

Condition	Delay (bus clock cycles)
MSC[CMTDIV] = 0	PPS[PPSDIV] + 2
MSC[CMTDIV] > 0	(PPS[PPSDIV] × 2) + 3

## 47.6 Memory Map/Register Definition

The following registers control and monitor CMT operation.

The address of a register is the sum of a base address and an address offset. The base address is defined at the chip level. The address offset is defined at the module level.


## CMT memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_2000	CMT Carrier Generator High Data Register 1 (CMT_CGH1)	8	R/W	Undefined	47.6.1/ 1378
4006_2001	CMT Carrier Generator Low Data Register 1 (CMT_CGL1)	8	R/W	Undefined	47.6.2/ 1379
4006_2002	CMT Carrier Generator High Data Register 2 (CMT_CGH2)	8	R/W	Undefined	47.6.3/ 1380
4006_2003	CMT Carrier Generator Low Data Register 2 (CMT_CGL2)	8	R/W	Undefined	47.6.4/ 1380
4006_2004	CMT Output Control Register (CMT_OC)	8	R/W	00h	47.6.5/ 1381
4006_2005	CMT Modulator Status and Control Register (CMT_MSC)	8	R/W	00h	47.6.6/ 1382
4006_2006	CMT Modulator Data Register Mark High (CMT_CMD1)	8	R/W	Undefined	47.6.7/ 1384
4006_2007	CMT Modulator Data Register Mark Low (CMT_CMD2)	8	R/W	Undefined	47.6.8/ 1384
4006_2008	CMT Modulator Data Register Space High (CMT_CMD3)	8	R/W	Undefined	47.6.9/ 1385
4006_2009	CMT Modulator Data Register Space Low (CMT_CMD4)	8	R/W	Undefined	47.6.10/ 1385
4006_200A	CMT Primary Prescaler Register (CMT_PPS)	8	R/W	00h	47.6.11/ 1386
4006_200B	CMT Direct Memory Access (CMT_DMA)	8	R/W	00h	47.6.12/ 1387

### 47.6.1 CMT Carrier Generator High Data Register 1 (CMT\_CGH1)

This data register contain the primary high value for generating the carrier output.

Address: CMT\_CGH1 is 4006\_2000h base + 0h offset = 4006\_2000h



\* Notes:

- x = Undefined at reset.

**CMT\_CGH1 field descriptions**

Field	Description
7-0 PH	<p>Primary Carrier High Time Data Value</p> <p>When selected, these bits contain the number of input clocks required to generate the carrier high time period. When operating in Time mode, this register is always selected. When operating in FSK mode, this register and the secondary register pair are alternately selected under control of the modulator. The primary carrier high time value is undefined out of reset. These bits must be written to non-zero values before the carrier generator is enabled to avoid spurious results.</p>

**47.6.2 CMT Carrier Generator Low Data Register 1 (CMT\_CGL1)**

This data register contain the primary low value for generating the carrier output.

Address: CMT\_CGL1 is 4006\_2000h base + 1h offset = 4006\_2001h

Bit	7	6	5	4	3	2	1	0
Read	PL							
Write								
Reset	x*							

\* Notes:

- x = Undefined at reset.


**CMT\_CGL1 field descriptions**

Field	Description
7-0 PL	<p>Primary Carrier Low Time Data Value</p> <p>When selected, these bits contain the number of input clocks required to generate the carrier low time period. When operating in Time mode, this register is always selected. When operating in FSK mode, this register and the secondary register pair are alternately selected under control of the modulator. The primary carrier low time value is undefined out of reset. These bits must be written to non-zero values before the carrier generator is enabled to avoid spurious results.</p>

### 47.6.3 CMT Carrier Generator High Data Register 2 (CMT\_CGH2)

This data register contain the secondary high value for generating the carrier output.

Address: CMT\_CGH2 is 4006\_2000h base + 2h offset = 4006\_2002h



- \* Notes:
- x = Undefined at reset.


#### CMT\_CGH2 field descriptions

Field	Description
7-0 SH	<p>Secondary Carrier High Time Data Value</p> <p>When selected, these bits contain the number of input clocks required to generate the carrier high time period. When operating in Time mode, this register is never selected. When operating in FSK mode, this register and the primary register pair are alternately selected under control of the modulator. The secondary carrier high time value is undefined out of reset. These bits must be written to nonzero values before the carrier generator is enabled when operating in FSK mode.</p>

### 47.6.4 CMT Carrier Generator Low Data Register 2 (CMT\_CGL2)

This data register contain the secondary low value for generating the carrier output.

Address: CMT\_CGL2 is 4006\_2000h base + 3h offset = 4006\_2003h



- \* Notes:
- x = Undefined at reset.

## CMT\_CGL2 field descriptions

Field	Description
7–0 SL	<p>Secondary Carrier Low Time Data Value</p> <p>When selected, these bits contain the number of input clocks required to generate the carrier low time period. When operating in Time mode, this register is never selected. When operating in FSK mode, this register and the primary register pair are alternately selected under control of the modulator. The secondary carrier low time value is undefined out of reset. These bits must be written to nonzero values before the carrier generator is enabled when operating in FSK mode.</p>

## 47.6.5 CMT Output Control Register (CMT\_OC)

This register is used to control the IRO signal of the CMT module.

Address: CMT\_OC is 4006\_2000h base + 4h offset = 4006\_2004h

Bit	7	6	5	4	3	2	1	0
Read						0		
Write	IROL	CMPOL	IROPEN					
Reset	0	0	0	0	0	0	0	0

## CMT\_OC field descriptions

Field	Description
7 IROL	<p>IRO Latch Control</p> <p>Reading IROL reads the state of the IRO latch. Writing to IROL changes the state of the CMT_IRO signal when MSC[MCGEN] bit is cleared and the IROPEN bit is set.</p>
6 CMPOL	<p>CMT Output Polarity</p> <p>The CMPOL bit controls the polarity of the CMT_IRO signal of the CMT.</p> <p>0 CMT_IRO signal is active low 1 CMT_IRO signal is active high</p>
5 IROPEN	<p>IRO Pin Enable</p> <p>The IROPEN bit is used to enable and disable the CMT_IRO signal. When CMT_IRO signal is enabled, it is an output that drives out either the CMT transmitter output or the state of the IROL bit depending on whether MSC[MCGEN] bit is set or not. Also, the state of the output is either inverted or not depending on the state of the CMPOL bit. When CMT_IRO signal is disabled, it is in a high impedance state so as not to draw any current. This signal is disabled during reset.</p> <p>0 CMT_IRO signal disabled 1 CMT_IRO signal enabled as output</p>
4–0 Reserved	This read-only field is reserved and always has the value zero.

### 47.6.6 CMT Modulator Status and Control Register (CMT\_MSC)

The MSC register contains the modulator and carrier generator enable (MCGEN), end of cycle interrupt enable (EOCIE), FSK mode select (FSK), baseband enable (BASE), extended space (EXSPC), prescaler (CMTDIV) bits, and the end of cycle (EOCF) status bit.

Address: CMT\_MSC is 4006\_2000h base + 5h offset = 4006\_2005h

Bit	7	6	5	4	3	2	1	0	
Read	EOCF	CMTDIV			EXSPC	BASE	FSK	EOCIE	MCGEN
Write									
Reset	0	0	0	0	0	0	0	0	

**CMT\_MSC field descriptions**

Field	Description
7 EOCF	<p>End Of Cycle Status Flag</p> <p>The EOCF bit is set when:</p> <ul style="list-style-type: none"> <li>The modulator is not currently active and the MCGEN bit is set to begin the initial CMT transmission.</li> <li>At the end of each modulation cycle while the MCGEN bit is set. This is recognized when a match occurs between the contents of the space period register and the down counter. At this time, the counter is initialized with the (possibly new) contents of the mark period buffer, CMT_CMD1 and CMT_CMD2, and the space period register is loaded with the (possibly new) contents of the space period buffer, CMT_CMD3 and CMT_CMD4.</li> </ul> <p>This flag is cleared by a read of the MSC register followed by an access of CMD2 or CMD4 or by the DMA transfer.</p> <p>0 No end of modulation cycle occurrence since flag last cleared 1 End of modulator cycle has occurred</p>
6-5 CMTDIV	<p>CMT Clock Divide Prescaler</p> <p>The Secondary Prescaler causes the CMT to be clocked at the IF signal frequency, or the IF frequency divided by 2 ,4, or 8. Since these bits are not double buffered, they should not be changed during a transmission.</p> <p>00 IF ÷ 1 01 IF ÷ 2 10 IF ÷ 4 11 IF ÷ 8</p>
4 EXSPC	<p>Extended Space Enable</p> <p>The EXSPC bit enables extended space operation.</p>

*Table continues on the next page...*


**CMT\_MSC field descriptions (continued)**

Field	Description
	0 Extended space disabled 1 Extended space enabled
3 BASE	Baseband Enable  When set, the BASE bit disables the carrier generator and forces the carrier output high for generation of baseband protocols. When BASE is cleared, the carrier generator is enabled and the carrier output toggles at the frequency determined by values stored in the carrier data registers. This bit is cleared by reset. This bit is not double buffered and should not be written to during a transmission.  0 Baseband mode disabled 1 Baseband mode enabled
2 FSK	FSK Mode Select  The FSK bit enables FSK operation.  0 CMT operates in Time or Baseband mode 1 CMT operates in FSK mode
1 EOCIE	End of Cycle Interrupt Enable  A CPU interrupt will be requested when EOCF is set if EOCIE is high.  0 CPU interrupt disabled 1 CPU interrupt enabled
0 MCGEN	Modulator and Carrier Generator Enable  Setting MCGEN will initialize the carrier generator and modulator and will enable all clocks. Once enabled, the carrier generator and modulator will function continuously. When MCGEN is cleared, the current modulator cycle will be allowed to expire before all carrier and modulator clocks are disabled (to save power) and the modulator output is forced low. To prevent spurious operation, the user should initialize all data and control registers before enabling the system.  0 Modulator and carrier generator disabled 1 Modulator and carrier generator enabled

## 47.6.7 CMT Modulator Data Register Mark High (CMT\_CMD1)

The contents of this register are transferred to the modulator down counter upon the completion of a modulation period.

Address: CMT\_CMD1 is 4006\_2000h base + 6h offset = 4006\_2006h



\* Notes:

- x = Undefined at reset.


### CMT\_CMD1 field descriptions

Field	Description
7-0 MB[15:8]	These bits control the upper mark periods of the modulator for all modes.

## 47.6.8 CMT Modulator Data Register Mark Low (CMT\_CMD2)

The contents of this register are transferred to the modulator down counter upon the completion of a modulation period.

Address: CMT\_CMD2 is 4006\_2000h base + 7h offset = 4006\_2007h



\* Notes:

- x = Undefined at reset.


### CMT\_CMD2 field descriptions

Field	Description
7-0 MB[7:0]	These bits control the lower mark periods of the modulator for all modes.

### 47.6.9 CMT Modulator Data Register Space High (CMT\_CMD3)

The contents of this register are transferred to the space period register upon the completion of a modulation period.

Address: CMT\_CMD3 is 4006\_2000h base + 8h offset = 4006\_2008h



\* Notes:

- x = Undefined at reset.


#### CMT\_CMD3 field descriptions

Field	Description
7–0 SB[15:8]	These bits control the upper space periods of the modulator for all modes.

### 47.6.10 CMT Modulator Data Register Space Low (CMT\_CMD4)

The contents of this register are transferred to the space period register upon the completion of a modulation period.

Address: CMT\_CMD4 is 4006\_2000h base + 9h offset = 4006\_2009h



\* Notes:

- x = Undefined at reset.


#### CMT\_CMD4 field descriptions

Field	Description
7–0 SB[7:0]	These bits control the lower space periods of the modulator for all modes.

### 47.6.11 CMT Primary Prescaler Register (CMT\_PPS)

This register is used to set the primary prescaler bits (PPSDIV).

Address: CMT\_PPS is 4006\_2000h base + Ah offset = 4006\_200Ah



**CMT\_PPS field descriptions**

Field	Description																																
7–4 Reserved	This read-only field is reserved and always has the value zero.																																
3–0 PPSDIV	<p>Primary Prescaler Divider</p> <p>The primary prescaler divides the CMT clock to generate the Intermediate Frequency clock enable to the secondary prescaler.</p> <table> <tr><td>0000</td><td>Bus Clock ÷ 1</td></tr> <tr><td>0001</td><td>Bus Clock ÷ 2</td></tr> <tr><td>0010</td><td>Bus Clock ÷ 3</td></tr> <tr><td>0011</td><td>Bus Clock ÷ 4</td></tr> <tr><td>0100</td><td>Bus Clock ÷ 5</td></tr> <tr><td>0101</td><td>Bus Clock ÷ 6</td></tr> <tr><td>0110</td><td>Bus Clock ÷ 7</td></tr> <tr><td>0111</td><td>Bus Clock ÷ 8</td></tr> <tr><td>1000</td><td>Bus Clock ÷ 9</td></tr> <tr><td>1001</td><td>Bus Clock ÷ 10</td></tr> <tr><td>1010</td><td>Bus Clock ÷ 11</td></tr> <tr><td>1011</td><td>Bus Clock ÷ 12</td></tr> <tr><td>1100</td><td>Bus Clock ÷ 13</td></tr> <tr><td>1101</td><td>Bus Clock ÷ 14</td></tr> <tr><td>1110</td><td>Bus Clock ÷ 15</td></tr> <tr><td>1111</td><td>Bus Clock ÷ 16</td></tr> </table>	0000	Bus Clock ÷ 1	0001	Bus Clock ÷ 2	0010	Bus Clock ÷ 3	0011	Bus Clock ÷ 4	0100	Bus Clock ÷ 5	0101	Bus Clock ÷ 6	0110	Bus Clock ÷ 7	0111	Bus Clock ÷ 8	1000	Bus Clock ÷ 9	1001	Bus Clock ÷ 10	1010	Bus Clock ÷ 11	1011	Bus Clock ÷ 12	1100	Bus Clock ÷ 13	1101	Bus Clock ÷ 14	1110	Bus Clock ÷ 15	1111	Bus Clock ÷ 16
0000	Bus Clock ÷ 1																																
0001	Bus Clock ÷ 2																																
0010	Bus Clock ÷ 3																																
0011	Bus Clock ÷ 4																																
0100	Bus Clock ÷ 5																																
0101	Bus Clock ÷ 6																																
0110	Bus Clock ÷ 7																																
0111	Bus Clock ÷ 8																																
1000	Bus Clock ÷ 9																																
1001	Bus Clock ÷ 10																																
1010	Bus Clock ÷ 11																																
1011	Bus Clock ÷ 12																																
1100	Bus Clock ÷ 13																																
1101	Bus Clock ÷ 14																																
1110	Bus Clock ÷ 15																																
1111	Bus Clock ÷ 16																																

## 47.6.12 CMT Direct Memory Access (CMT\_DMA)

This register is used to enable/disable direct memory access (DMA).

Address: CMT\_DMA is 4006\_2000h base + Bh offset = 4006\_200Bh

Bit	7	6	5	4	3	2	1	0	
Read	0							DMA	
Write	[Shaded]							DMA	
Reset	0	0	0	0	0	0	0	0	

**CMT\_DMA field descriptions**

Field	Description
7–1 Reserved	This read-only field is reserved and always has the value zero.
0 DMA	<p>DMA Enable</p> <p>This bit enables the DMA protocol.</p> <p>0 DMA transfer request and done are disabled</p> <p>1 DMA transfer request and done are enabled</p>


## 47.7 Functional Description

The CMT module consists primarily of clock divider, carrier generator and modulator.

### 47.7.1 Clock Divider

The CMT was originally designed to be based on 8 MHz bus clock that could be divided by 1, 2, 4 or 8 times accordingly with the specification. To be compatible with higher bus frequency, the Primary Prescaler (PPS) was developed to receive a higher frequency and generate a clock enable signal called Intermediate Frequency (IF). This IF should be approximately equal to 8 MHz and will work as a clock enable to the Secondary Prescaler. The following figure shows the clock divider block diagram.

## Functional Description



**Figure 47-14. Clock Divider Block Diagram**

For compatibility with previous versions of CMT, when bus clock = 8 MHz, the PPS should be configured to zero. The PPS counter is selected according to the bus clock to generate an intermediate frequency approximately equal to 8 MHz.

### 47.7.2 Carrier Generator

The carrier generator resolution is 125 ns when operating with an 8 MHz intermediate frequency signal and the Secondary Prescaler is set to divide by 1 (MSC[CMTDIV] = 00). The carrier generator can generate signals with periods between 250 ns (4 MHz) and 127.5  $\mu$ s (7.84 kHz) in steps of 125 ns. The following table shows the relationship between the clock divide bits and the carrier generator resolution, minimum carrier generator period, and minimum modulator period.

**Table 47-17. Clock Divider**

Bus Clock (MHz)	MSC[CMTDIV]	Carrier Generator Resolution ( $\mu$ s)	Min. Carrier Generator Period ( $\mu$ s)	Min. Modulator Period ( $\mu$ s)
8	00	0.125	0.25	1.0
8	01	0.25	0.5	2.0
8	10	0.5	1.0	4.0
8	11	1.0	2.0	8.0

The possible duty cycle options depend upon the number of counts required to complete the carrier period. For example, 1.6 MHz signal has a period of 625 ns and will therefore require 5 x 125 ns counts to generate. These counts may be split between high and low times, so the duty cycles available will be 20% (one high, four low), 40% (two high, three low), 60% (three high, two low) and 80% (four high, one low).

For lower frequency signals with larger periods, higher resolution (as a percentage of the total period) duty cycles are possible.


The carrier signal is generated by counting a register-selected number of input clocks (125 ns for an 8 MHz bus) for both the carrier high time and the carrier low time. The period is determined by the total number of clocks counted. The duty cycle is determined by the ratio of high time clocks to total clocks counted. The high and low time values are user programmable and are held in two registers.

An alternate set of high/low count values is held in another set of registers to allow the generation of dual frequency FSK (frequency shift keying) protocols without CPU intervention.

### Note

Only non-zero data values are allowed. The carrier generator will not work if any of the count values are equal to zero.

MSC[MCGEN] bit must be set and MSC[BASE] bit must be cleared to enable carrier generator clocks. When MSC[BASE] bit is set, the carrier output to the modulator is held high continuously. Following figure represents the block diagram of the clock generator.



**Figure 47-15. Carrier Generator Block Diagram**

The high/low time counter is an 8-bit up counter. After each increment, the contents of the counter are compared with the appropriate high or low count value register. When the compare value is reached, the counter is reset to a value of 0x01, and the compare is redirected to the other count value register.

## Functional Description

Assuming that the high time count compare register is currently active, a valid compare will cause the carrier output to be driven low. The counter will continue to increment (starting at reset value of 0x01). When the value stored in the selected low count value register is reached, the counter will again be reset and the carrier output will be driven high.

The cycle repeats, automatically generating a periodic signal which is directed to the modulator. The lowest frequency (maximum period) and highest frequency (minimum period) which can be generated are defined as:

$$f_{\max} = f_{\text{CMTCLK}} \div (2 \times 1) \text{ Hz}$$

$$f_{\min} = f_{\text{CMTCLK}} \div (2 \times (2^8 - 1)) \text{ Hz}$$

In the general case, the carrier generator output frequency is:

$$f_{\text{cg}} = f_{\text{CMTCLK}} \div (\text{Highcount} + \text{Lowcount}) \text{ Hz}$$

Where:  $0 < \text{Highcount} < 256$  and

$$0 < \text{Lowcount} < 256$$

The duty cycle of the carrier signal is controlled by varying the ratio of high time to low + high time. As the input clock period is fixed, the duty cycle resolution will be proportional to the number of counts required to generate the desired carrier period.

$$\text{DutyCycle} = \frac{\text{Highcount}}{\text{Highcount} + \text{Lowcount}}$$

### 47.7.3 Modulator

The modulator block controls the state of the infrared out signal (IRO). The modulator output is gated on to the IRO signal when the modulator/carrier generator is enabled. When the modulator/carrier generator is disabled, the IRO signal is controlled by the state of the IRO latch. OC[CMTPOL] enables the IRO signal to be active high or active low.

In CMT modes, the modulator functions as given below:

- In Time mode, the modulator can gate the carrier onto the modulator output.
- In Baseband mode, the modulator can control the logic level of the modulator output.
- In FSK mode, the modulator can count carrier periods and instruct the carrier generator to alternate between two carrier frequencies whenever a modulation period (mark + space counts) expires.

The modulator provides a simple method to control protocol timing. The modulator has a minimum resolution of 1.0  $\mu$ s with an 8 MHz. It can count bus clocks (to provide real-time control) or it can count carrier clocks (for self-clocked protocols).

The modulator includes a 17-bit down counter with underflow detection. The counter is loaded from the 16-bit modulation mark period buffer registers, CMD1 and CMD2. The most significant bit is loaded with a logic zero and serves as a sign bit. When the counter holds a positive value, the modulator gate is open and the carrier signal is driven to the transmitter block.

When the counter underflows, the modulator gate is closed and a 16-bit comparator is enabled which compares the logical complement of the value of the down counter with the contents of the modulation space period register which has been loaded from the registers, CMD3 and CMD4.


When a match is obtained, the cycle repeats by opening the modulator gate, reloading the counter with the contents of CMD1 and CMD2, and reloading the modulation space period register with the contents of CMD3 and CMD4.

The activation of modulation space period is done when the carrier signal is low to prohibit cutting off the high pulse of a carrier signal. If the carrier signal is high, the modulator extends the mark period until the carrier signal become low. To de-assert the space period and assert the mark period, the carrier signal must have gone low to assure that a space period is not erroneously shortened.

Should the contents of the modulation space period register be all zeroes, the match will be immediate and no space period will be generated (for instance, for FSK protocols that require successive bursts of different frequencies).

MSC[MCGEN] must be set to enable the modulator timer.

## Functional Description



**Figure 47-16. Modulator Block Diagram**

### 47.7.3.1 Time Mode


When the modulator operates in time mode (MSC[MCGEN] bit is set, MSC[BASE] and MSC[FSK] bits are cleared), the modulation mark period consists of an integer number of  $CMTCLK \div 8$  clock periods. The modulation space period consists of zero or an integer number of  $CMTCLK \div 8$  clock periods. With an 8 MHz IF and MSC[CMTDIV] = 00, the modulator resolution is 1  $\mu$ s and has a maximum mark and space period of about 65.535 ms each. See the following figure for an example of the time mode and baseband mode outputs.

The mark and space time equations for time and baseband mode are:

$$t_{\text{mark}} = (\text{CMD1:CMD2} + 1) \div (f_{\text{CMTCLK}} \div 8)$$

$$t_{\text{space}} = \text{CMD3:CMD4} \div (f_{\text{CMTCLK}} \div 8)$$

where CMD1:CMD2 and CMD3:CMD4 are the decimal values of the concatenated registers.



**Figure 47-17. Example: CMT Output in Time and Baseband Modes with OC[CMTPOL]=0**

### 47.7.3.2 Baseband Mode

Baseband mode (MSC[MCGEN] and MSC[BASE] bits are set) is a derivative of time mode, where the mark and space period is based on  $(\text{CMTCLK} \div 8)$  counts. The mark and space calculations are the same as in time mode. In this mode, the modulator output will be at a logic 1 for the duration of the mark period and at a logic 0 for the duration of a space period. See [Figure 47-17](#) for an example of the output for both baseband and time modes. In the example, the carrier out frequency ( $f_{cg}$ ) is generated with a high count of 0x01 and a low count of 0x02 that results in a divide of 3 of CMTCLK with a 33% duty cycle. The modulator down counter was loaded with the value 0x0003 and the space period register with 0x0002.

#### Note

The waveforms in [Figure 47-17](#) and [Figure 47-18](#) are for the purpose of conceptual illustration and are not meant to represent precise timing relationships between the signals shown.

### 47.7.3.3 FSK Mode

When the modulator operates in FSK mode (MSC[MCGEN] and MSC[FSK] bits are set, and MSC[BASE] bit is cleared), the modulation mark and space periods consist of an integer number of carrier clocks (space period can be zero). When the mark period expires, the space period is transparently started (as in time mode). The carrier generator toggles between primary and secondary data register values whenever the modulator space period expires.

The space period provides an interpulse gap (no carrier). If CMD3:CMD4 = 0x0000, then the modulator and carrier generator will switch between carrier frequencies without a gap or any carrier glitches (zero space).

Using timing data for carrier burst and interpulse gap length calculated by the CPU, FSK mode can automatically generate a phase-coherent, dual-frequency FSK signal with programmable burst and interburst gaps.

The mark and space time equations for FSK mode are:

$$t_{\text{mark}} = (\text{CMD1:CMD2} + 1) \div f_{\text{cg}}$$

$$t_{\text{space}} = \text{CMD3:CMD4} \div f_{\text{cg}}$$

Where  $f_{\text{cg}}$  is the frequency output from the carrier generator. The example in figure below shows what the IRO signal looks like in FSK mode with the following values: CMD1:CMD2 = 0x0003, CMD3:CMD4 = 0x0002, primary carrier high count = 0x01, primary carrier low count = 0x02, secondary carrier high count = 0x03, and secondary carrier low count = 0x01.




Figure 47-18. Example: CMT Output in FSK Mode

## 47.7.4 Extended Space Operation

In either time, baseband or FSK mode, the space period can be made longer than the maximum possible value of the space period register . Setting MSC[EXSPC] bit will force the modulator to treat the next modulation period (beginning with the next load of the counter and space period register) as a space period equal in length to the mark and space counts combined . Subsequent modulation periods will consist entirely of these extended space periods with no mark periods . Clearing MSC[EXSPC] will return the modulator to standard operation at the beginning of the next modulation period .

### 47.7.4.1 EXSPC Operation in Time Mode

To calculate the length of an extended space in time or baseband mode, add the mark and space times and multiply by the number of modulation periods when MSC[EXSPC] is set.

$$t_{\text{exspace}} = (t_{\text{mark}} + t_{\text{space}}) \times (\text{number of modulation periods})$$

For an example of extended space operation, see the following figure.

#### Note

The extended space enable feature can be used to emulate a zero mark event.




Figure 47-19. Extended Space Operation

### 47.7.4.2 EXSPC Operation in FSK Mode

In FSK mode, the modulator continues to count carrier out clocks, alternating between the primary and secondary registers at the end of each modulation period.

To calculate the length of an extended space in FSK mode, one needs to know whether MSC[EXSPC] bit was set on a primary or secondary modulation period, as well as the total number of both primary and secondary modulation periods completed while MSC[EXSPC] bit is high. A status bit for the current modulation is not accessible to the

CPU. If necessary, software should maintain tracking of the current modulation cycle (primary or secondary). The extended space period ends at the completion of the space period time of the modulation period during which MSC[EXSPC] bit is cleared.

If MSC[EXSPC] bit was set during a primary modulation cycle, use the equation:

$$t_{\text{exspace}} = (t_{\text{space}})_p + (t_{\text{mark}} + t_{\text{space}})_s + (t_{\text{mark}} + t_{\text{space}})_p + \dots$$

Where the subscripts p and s refer to mark and space times for the primary and secondary modulation cycles.

If MSC[EXSPC] bit was set during a secondary modulation cycle, use the equation:

$$t_{\text{exspace}} = (t_{\text{space}})_s + (t_{\text{mark}} + t_{\text{space}})_p + (t_{\text{mark}} + t_{\text{space}})_s + \dots$$

## 47.8 CMT Interrupts and DMA

The CMT generates an Interrupt request or a DMA transfer request according to MSC[EOCIE], MSC[EOCF], DMA[DMA] bits.

**Table 47-18. DMA Transfer Request x CMT Interrupt Request**

MSC[EOCF]	DMA[DMA]	MSC[EOCIE]	DMA transfer request	CMT interrupt request
0	X	X	0	0
1	X	0	0	0
1	0	1	0	1
1	1	1	1	0

MSC[EOCF] is set when:

- The modulator is not currently active and MSC[MCGEN] bit is set to begin the initial CMT transmission
- At the end of each modulation cycle (when the counter is reloaded from CMD1:CMD2) while MSC[MCGEN] bit is set

In the case where MSC[MCGEN] bit is cleared and then set before the end of the modulation cycle, MSC[EOCF] bit will not be set when MSC[MCGEN] is set, but will become set at the end of the current modulation cycle.

When MSC[MCGEN] becomes disabled, the CMT module does not set the EOC flag at the end of the last modulation cycle.

If MSC[EOCIE] bit is high when MSC[EOCF] bit is set, the CMT module will generate an interrupt request or a DMA transfer request.

MSC[EOCF] bit must be cleared to prevent from being generated another event (interrupt or DMA request) after exiting the service routine. See following table.

**Table 47-19. How to clear MSC[EOCF] bit**

DMA[DMA]	MSC[EOCF]	Description
0	X	MSC[EOCF] bit is cleared by reading the CMT modulator status and control register MSC followed by an access of CMD2 or CMD4.
1	X	MSC[EOCF] bit is cleared by the CMT DMA transfer done.

The EOC interrupt is coincident with loading the down-counter with the contents of CMD1:CMD2 and loading the space period register with the contents of CMD3:CMD4. The EOC interrupt provides a means for the user to reload new mark/space values into the modulator data registers. Modulator data register updates will take effect at the end of the current modulation cycle. Note that the down-counter and space period register are updated at the end of every modulation cycle, irrespective of interrupt handling and the state of the EOCF flag.



# Chapter 48

## Real Time Clock (RTC)

### 48.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

#### 48.1.1 Features

The RTC module features include:

- Independent power supply, POR and 32 kHz crystal oscillator
- 32-bit seconds counter with roll-over protection and 32-bit alarm
- 16-bit prescaler with compensation that can correct errors between 0.12 ppm and 3906 ppm
- Register write protection
  - Lock register requires VBAT POR or software reset to enable write access
  - Access control registers require system reset to enable read and/or write access
- 1 Hz square wave output
- 64-bit monotonic counter with roll-over protection
- Tamper time seconds register that records when the time was invalidated
- Up to 6 tamper sources plus software initiated tamper for invalidating counters:
  - Voltage, temperature and clock out-of-range analog tamper detectors
  - Flash security disable, test mode entry and (optional) DryIce tamper detectors

## 48.1.2 Modes of operation

The RTC operates in one of two modes of operation, chip power-up and chip power-down.

During chip power-down, RTC is powered from the backup power supply (VBAT) and is electrically isolated from the rest of the chip but continues to increment the time counter (if enabled) and retain the state of the RTC registers. The RTC registers are not accessible.

During chip power-up, RTC remains powered from the backup power supply (VBAT). All RTC registers are accessible by software and all functions are operational. If enabled, the 32.768 kHz clock can be supplied to the rest of the chip.

## 48.1.3 RTC signal descriptions

Table 48-1. RTC signal descriptions

Signal	Description	I/O
EXTAL32	32.768 kHz oscillator input	I
XTAL32	32.768 kHz oscillator output	O
RTC_CLKOUT	1Hz square-wave output	O
RTC_WAKEUP	Wakeup for external device	I/O

### 48.1.3.1 RTC clock output

The clock to the seconds counter is available on the RTC\_CLKOUT signal. It is a 1Hz square wave output.

### 48.1.3.2 RTC wakeup pin

The RTC wakeup pin is an open drain, active low, output that allows the RTC to wakeup the chip via an external component. The wakeup pin asserts when the wakeup pin enable is set, the RTC interrupt is asserted and the chip is powered down. The wakeup pin does not assert from the RTC seconds interrupt.

The wakeup pin is optional and may not be implemented on all devices.

## 48.2 Register definition

All registers must be accessed using 32-bit writes and all register accesses incur three wait states.

Write accesses to any register and read accesses to tamper and monotonic registers by non-supervisor mode software, when the supervisor access bit in the control register is clear, will terminate with a bus error.

Read accesses to other registers by non-supervisor mode software complete as normal.

Writing to a register protected by the write access register or lock register does not generate a bus error, but the write will not complete.

Reading a register protected by the read access register does not generate a bus error, but the register will read zero.

**RTC memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_D000	RTC Time Seconds Register (RTC_TSR)	32	R/W	0000_0000h	<a href="#">48.2.1/1402</a>
4003_D004	RTC Time Prescaler Register (RTC_TPR)	32	R/W	0000_0000h	<a href="#">48.2.2/1403</a>
4003_D008	RTC Time Alarm Register (RTC_TAR)	32	R/W	0000_0000h	<a href="#">48.2.3/1403</a>
4003_D00C	RTC Time Compensation Register (RTC_TCR)	32	R/W	0000_0000h	<a href="#">48.2.4/1404</a>
4003_D010	RTC Control Register (RTC_CR)	32	R/W	0000_0000h	<a href="#">48.2.5/1405</a>
4003_D014	RTC Status Register (RTC_SR)	32	R/W	0000_0001h	<a href="#">48.2.6/1407</a>
4003_D018	RTC Lock Register (RTC_LR)	32	R/W	0000_FFFFh	<a href="#">48.2.7/1408</a>
4003_D01C	RTC Interrupt Enable Register (RTC_IER)	32	R/W	0000_0007h	<a href="#">48.2.8/1410</a>
4003_D020	RTC Tamper Time Seconds Register (RTC_TTSR)	32	R	<a href="#">See section</a>	<a href="#">48.2.9/1411</a>
4003_D024	RTC Monotonic Enable Register (RTC_MER)	32	R/W	0000_0000h	<a href="#">48.2.10/1411</a>


*Table continues on the next page...*

## RTC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_D028	RTC Monotonic Counter Low Register (RTC_MCLR)	32	R/W	0000_0000h	48.2.11/ 1412
4003_D02C	RTC Monotonic Counter High Register (RTC_MCHR)	32	R/W	0000_0000h	48.2.12/ 1412
4003_D030	RTC Tamper Enable Register (RTC_TER)	32	R/W	0000_0000h	48.2.13/ 1413
4003_D034	RTC Tamper Detect Register (RTC_TDR)	32	R/W	See section	48.2.14/ 1414
4003_D038	RTC Tamper Trim Register (RTC_TTR)	32	R/W	0000_0000h	48.2.15/ 1415
4003_D03C	RTC Tamper Interrupt Register (RTC_TIR)	32	R/W	0000_0000h	48.2.16/ 1416
4003_D800	RTC Write Access Register (RTC_WAR)	32	R/W	0000_FFFFh	48.2.17/ 1417
4003_D804	RTC Read Access Register (RTC_RAR)	32	R/W	0000_FFFFh	48.2.18/ 1419

## 48.2.1 RTC Time Seconds Register (RTC\_TSR)

Address: RTC\_TSR is 4003\_D000h base + 0h offset = 4003\_D000h




## RTC\_TSR field descriptions

Field	Description
31–0 TSR	<p>Time Seconds Register</p> <p>When the time counter is enabled, the TSR is read only and increments once a second provided SR[TOF] or SR[TIF] are not set. The time counter will read as zero when SR[TOF] or SR[TIF] are set. When the time counter is disabled, the TSR can be read or written. Writing to the TSR when the time counter is disabled will clear the SR[TOF] and/or the SR[TIF]. Writing to the TSR register with zero is supported, but not recommended since TSR will read as zero when SR[TIF] or SR[TOF] are set (indicating the time is invalid).</p>

## 48.2.2 RTC Time Prescaler Register (RTC\_TPR)

Address: RTC\_TPR is 4003\_D000h base + 4h offset = 4003\_D004h




### RTC\_TPR field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 TPR	Time Prescaler Register  When the time counter is enabled, the TPR is read only and increments every 32.768 kHz clock cycle. The time counter will read as zero when SR[TOF] or SR[TIF] are set. When the time counter is disabled, the TPR can be read or written. The TSR[TSR] increments when bit 14 of the TPR transitions from a logic one to a logic zero.

## 48.2.3 RTC Time Alarm Register (RTC\_TAR)

Address: RTC\_TAR is 4003\_D000h base + 8h offset = 4003\_D008h




### RTC\_TAR field descriptions

Field	Description
31–0 TAR	Time Alarm Register  When the time counter is enabled, the SR[TAF] is set whenever the TAR[TAR] equals the TSR[TSR] and the TSR[TSR] increments. Writing to the TAR clears the SR[TAF].

## 48.2.4 RTC Time Compensation Register (RTC\_TCR)

Address: RTC\_TCR is 4003\_D000h base + Ch offset = 4003\_D00Ch



### RTC\_TCR field descriptions

Field	Description
31–24 CIC	<p>Compensation Interval Counter</p> <p>Current value of the compensation interval counter. If the compensation interval counter equals zero then it is loaded with the contents of the CIR. If the CIC does not equal zero then it is decremented once a second.</p>
23–16 TCV	<p>Time Compensation Value</p> <p>Current value used by the compensation logic for the present second interval. Updated once a second if the CIC equals 0 with the contents of the TCR. If the CIC does not equal zero then it is loaded with zero (compensation is not enabled for that second increment).</p>
15–8 CIR	<p>Compensation Interval Register</p> <p>Configures the compensation interval in seconds from 1 to 256 to control how frequently the TCR should adjust the number of 32.768 kHz cycles in each second. The value written should be one less than the number of seconds (for example, write zero to configure for a compensation interval of one second). This register is double buffered and writes do not take affect until the end of the current compensation interval.</p>
7–0 TCR	<p>Time Compensation Register</p> <p>Configures the number of 32.768 kHz clock cycles in each second. This register is double buffered and writes do not take affect until the end of the current compensation interval.</p> <p>80h Time prescaler register overflows every 32896 clock cycles.            ... ..            FFh Time prescaler register overflows every 32769 clock cycles.            00h Time prescaler register overflows every 32768 clock cycles.            01h Time prescaler register overflows every 32767 clock cycles.            ... ..            7Fh Time prescaler register overflows every 32641 clock cycles.</p>

## 48.2.5 RTC Control Register (RTC\_CR)

Address: RTC\_CR is 4003\_D000h base + 10h offset = 4003\_D010h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	Reserved	SC2P	SC4P	SC8P	SC16P	CLKO	OSCE	0				UM	SUP	WPE	SWR
W	[Shaded]	0							[Shaded]	[Shaded]	[Shaded]	[Shaded]				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### RTC\_CR field descriptions

Field	Description
31–15 Reserved	This read-only field is reserved and always has the value zero.
14 Reserved	This field is reserved. It must always be written to 0.
13 SC2P	Oscillator 2pF load configure 0 Disable the load. 1 Enable the additional load.
12 SC4P	Oscillator 4pF load configure 0 Disable the load. 1 Enable the additional load.
11 SC8P	Oscillator 8pF load configure 0 Disable the load. 1 Enable the additional load.
10 SC16P	Oscillator 16pF load configure 0 Disable the load. 1 Enable the additional load.

Table continues on the next page...

## RTC\_CR field descriptions (continued)

Field	Description
9 CLKO	<p>Clock Output</p> <p>0 The 32kHz clock is output to other peripherals 1 The 32kHz clock is not output to other peripherals</p>
8 OSCE	<p>Oscillator Enable</p> <p>0 32.768 kHz oscillator is disabled. 1 32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize.</p>
7–4 Reserved	This read-only field is reserved and always has the value zero.
3 UM	<p>Update Mode</p> <p>Allows the SR[TCE] to be written even when the Status Register is locked. When set, the SR[TCE] can always be written if the SR[TIF] or SR[TOF] are set or if the SR[TCE] is clear.</p> <p>Allows the monotonic enable register to be written when it is locked. When set, the monotonic enable register can always be written if the SR[TIF] or SR[MOF] are set or if the monotonic counter enable is clear.</p> <p>Allows the tamper detect register to be written when it is locked. When set, the tamper detect register can always be written if the SR[TIF] is clear.</p> <p>0 Registers cannot be written when locked. 1 Registers can be written when locked under limited conditions.</p>
2 SUP	<p>Supervisor Access</p> <p>Configures non-supervisor mode write access to all RTC registers and non-supervisor mode read access to RTC tamper/monotonic registers</p> <p>0 Non-supervisor mode write accesses are not supported and generate a bus error. 1 Non-supervisor mode write accesses are supported.</p>
1 WPE	<p>Wakeup Pin Enable</p> <p>The wakeup pin is optional and not available on all devices.</p> <p>0 Wakeup pin is disabled. 1 Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts and the chip is powered down.</p>
0 SWR	<p>Software Reset</p> <p>0 No effect 1 Resets all RTC registers except for the SWR bit and the RTC_WAR and RTC_RAR registers. The SWR bit is cleared after VBAT POR and by software explicitly clearing it.</p>

## 48.2.6 RTC Status Register (RTC\_SR)

Address: RTC\_SR is 4003\_D000h base + 14h offset = 4003\_D014h

Bit	31	30	29	28	27	26	25	24		23	22	21	20	19	18	17	16	
R	0																	
W	[Shaded]																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0	
R	0											TCE	MOF	TAF	TOF	TIF		
W	[Shaded]											[Shaded]	[Shaded]	[Shaded]	[Shaded]			
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	1

### RTC\_SR field descriptions

Field	Description
31–5 Reserved	This read-only field is reserved and always has the value zero.
4 TCE	<p>Time Counter Enable</p> <p>When time counter is disabled the TSR register and TPR register are writeable, but do not increment. When time counter is enabled the TSR register and TPR register are not writeable, but increment.</p> <p>0 Time counter is disabled. 1 Time counter is enabled.</p>
3 MOF	<p>Monotonic Overflow Flag</p> <p>Monotonic overflow flag is set when the monotonic counter is enabled and the monotonic counter high overflows. The monotonic counter does not increment and will read as zero when this bit is set. This bit is cleared by writing the monotonic counter high register when the monotonic counter is disabled.</p> <p>0 Monotonic counter overflow has not occurred. 1 Monotonic counter overflow has occurred and monotonic counter is read as zero.</p>
2 TAF	<p>Time Alarm Flag</p> <p>Time alarm flag is set when the TAR[TAR] equals the TSR[TSR] and the TSR[TSR] increments. This bit is cleared by writing the TAR register.</p> <p>0 Time alarm has not occurred. 1 Time alarm has occurred.</p>
1 TOF	<p>Time Overflow Flag</p> <p>Time overflow flag is set when the time counter is enabled and overflows. The TSR and TPR do not increment and read as zero when this bit is set. This bit is cleared by writing the TSR register when the time counter is disabled.</p> <p>0 Time overflow has not occurred. 1 Time overflow has occurred and time counter is read as zero.</p>


Table continues on the next page...

### RTC\_SR field descriptions (continued)

Field	Description
0 TIF	<p>Time Invalid Flag</p> <p>The time invalid flag is set on VBAT POR or software reset. The TSR and TPR do not increment and read as zero when this bit is set. This bit is cleared by writing the TSR register when the time counter is disabled.</p> <p>The time invalid flag is also set if an enabled tamper source is detected or on any write to the tamper time seconds register. Software must disable the tamper source or clear the tamper detect flag before clearing the time invalid flag. The monotonic counter register is held in reset whenever the time invalid flag is set.</p> <p>0 Time is valid. 1 Time is invalid and time counter is read as zero.</p>

### 48.2.7 RTC Lock Register (RTC\_LR)

Address: RTC\_LR is 4003\_D000h base + 18h offset = 4003\_D018h



### RTC\_LR field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15 TIL	<p>Tamper Interrupt Lock</p> <p>Once cleared, this bit can only be set by VBAT POR or software reset.</p> <p>0 Tamper interrupt register is locked and writes are ignored. 1 Tamper interrupt register is not locked and writes complete as normal.</p>
14 TTL	<p>Tamper Trim Lock</p> <p>Once cleared, this bit can only be set by VBAT POR or software reset.</p> <p>0 Tamper trim register is locked and writes are ignored. 1 Tamper trim register is not locked and writes complete as normal.</p>
13 TDL	<p>Tamper Detect Lock</p> <p>Once cleared, this bit can only be set by VBAT POR or software reset.</p> <p>0 Tamper detect register is locked and writes are ignored. 1 Tamper detect register is not locked and writes complete as normal.</p>
12 TEL	Tamper Enable Lock

Table continues on the next page...

## RTC\_LR field descriptions (continued)

Field	Description
	Once cleared, this bit can only be set by VBAT POR or software reset. 0 Tamper enable register is locked and writes are ignored. 1 Tamper enable register is not locked and writes complete as normal.
11 MCHL	Monotonic Counter High Lock Once cleared, this bit can only be set by VBAT POR or software reset. 0 Monotonic counter high register is locked and writes are ignored. 1 Monotonic counter high register is not locked and writes complete as normal.
10 MCLL	Monotonic Counter Low Lock Once cleared, this bit can only be set by VBAT POR or software reset. 0 Monotonic counter low register is locked and writes are ignored. 1 Monotonic counter low register is not locked and writes complete as normal.
9 MEL	Monotonic Enable Lock Once cleared, this bit can only be set by VBAT POR or software reset. 0 Monotonic enable register is locked and writes are ignored. 1 Monotonic enable register is not locked and writes complete as normal.
8 TTSL	Tamper Time Seconds Lock Once cleared, this bit can only be set by VBAT POR or software reset. 0 Tamper time seconds register is locked and writes are ignored. 1 Tamper time seconds register is not locked and writes complete as normal.
7 Reserved	This read-only field is reserved and always has the value one.
6 LRL	Lock Register Lock Once cleared, this bit can only be set by VBAT POR or software reset. 0 Lock register is locked and writes are ignored. 1 Lock register is not locked and writes complete as normal.
5 SRL	Status Register Lock Once cleared, this bit can only be set by VBAT POR or software reset. 0 Status register is locked and writes are ignored. 1 Status register is not locked and writes complete as normal.
4 CRL	Control Register Lock Once cleared, this bit can only be set by VBAT POR. 0 Control register is locked and writes are ignored. 1 Control register is not locked and writes complete as normal.
3 TCL	Time Compensation Lock

*Table continues on the next page...*



### RTC\_IER field descriptions (continued)

Field	Description
0	Time invalid flag does not generate an interrupt.
1	Time invalid flag does generate an interrupt.

### 48.2.9 RTC Tamper Time Seconds Register (RTC\_TTSR)

Address: RTC\_TTSR is 4003\_D000h base + 20h offset = 4003\_D020h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TTS																															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

#### RTC\_TTSR field descriptions

Field	Description
31–0 TTS	<p>Tamper Time Seconds</p> <p>If the time invalid flag is set then reading this register returns the contents of the time seconds register at the point at which the time invalid flag was set. If the time invalid flag is clear then reading this register returns zero. Writing the tamper time seconds register with any value will set the time invalid flag.</p>

### 48.2.10 RTC Monotonic Enable Register (RTC\_MER)

Address: RTC\_MER is 4003\_D000h base + 24h offset = 4003\_D024h


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																										MCE	0				
W																											MCE					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

#### RTC\_MER field descriptions

Field	Description
31–5 Reserved	This read-only field is reserved and always has the value zero.
4 MCE	<p>Monotonic Counter Enable</p> <p>0 Writes to the monotonic counter load the counter with the value written.</p> <p>1 Writes to the monotonic counter increment the counter.</p>
3–0 Reserved	This read-only field is reserved and always has the value zero.

### 48.2.11 RTC Monotonic Counter Low Register (RTC\_MCLR)

Address: RTC\_MCLR is 4003\_D000h base + 28h offset = 4003\_D028h




#### RTC\_MCLR field descriptions

Field	Description
31–0 MCL	<p>Monotonic Counter Low</p> <p>When the time invalid flag is set, the monotonic counter is held in reset. When the monotonic counter enable is clear, a write to this register will load the counter with the value written. When the monotonic counter enable is set, a write to this register will cause it to increment. A write to monotonic counter low that causes it to overflow will also increment monotonic counter high.</p>

### 48.2.12 RTC Monotonic Counter High Register (RTC\_MCHR)

Address: RTC\_MCHR is 4003\_D000h base + 2Ch offset = 4003\_D02Ch




#### RTC\_MCHR field descriptions

Field	Description
31–0 MCH	<p>Monotonic Counter High</p> <p>When the time invalid flag is set, the monotonic counter is held in reset. When the monotonic counter enable is clear, a write to this register will load the counter with the value written. When the monotonic counter enable is set, a write to this register will cause it to increment. A write to monotonic counter low that causes it to overflow will also increment monotonic counter high.</p>

### 48.2.13 RTC Tamper Enable Register (RTC\_TER)

Address: RTC\_TER is 4003\_D000h base + 30h offset = 4003\_D030h



#### RTC\_TER field descriptions

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value zero.
5 TME	Test Mode Enable  0 Tamper source disabled. 1 Set the time invalid flag if the test mode flag is set.
4 FSE	Flash Security Enable  0 Tamper source disabled. 1 Set the time invalid flag if the flash security flag is set.
3 TTE	Temperature Tamper Enable  When set, this bit enables the analog temperature tamper detect circuit.  0 Tamper source disabled. 1 Set the time invalid flag if the temperature tamper flag is set.
2 CTE	Clock Tamper Enable  When set, this bit enables the analog clock tamper detect circuit.  0 Tamper source disabled. 1 Set the time invalid flag if the clock tamper flag is set.
1 VTE	Voltage Tamper Enable  When set, this bit enables the analog voltage tamper detect circuit.  0 Tamper source disabled. 1 Set the time invalid flag if the voltage tamper flag is set.
0 DTE	DryIce Tamper Enable  0 Tamper source disabled. 1 Set the time invalid flag if the DryIce tamper flag is set.

## 48.2.14 RTC Tamper Detect Register (RTC\_TDR)

Address: RTC\_TDR is 4003\_D000h base + 34h offset = 4003\_D034h

Bit	31	30	29	28	27	26	25	24		23	22	21	20	19	18	17	16
R	0																
W	[Shaded]																
Reset	0*	0*	0*	0*	0*	0*	0*	0*		0*	0*	0*	0*	0*	0*	0*	0*
Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
R	0									TMF	FSF	TTF	CTF	VTF	DTF		
W	[Shaded]									w1c	w1c	w1c	w1c	w1c	w1c		
Reset	0*	0*	0*	0*	0*	0*	0*	0*		0*	0*	0*	0*	0*	0*	0*	1*

\* Notes:

- A software reset will clear all tamper flags, but flags can set again once software reset is negated.

### RTC\_TDR field descriptions

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value zero.
5 TMF	<p>Test Mode Flag</p> <p>This flag is set whenever any test mode is entered. To clear, write logic one to this flag after exiting from all test modes.</p> <p>0 Tamper not detected. 1 Test mode tamper detected.</p>
4 FSF	<p>Flash Security Flag</p> <p>This flag is set whenever flash security is disabled. To clear, write logic one to this flag after flash security is enabled.</p> <p>0 Tamper not detected. 1 Flash security tamper detected.</p>
3 TTF	<p>Temperature Tamper Flag</p> <p>This flag is set when the junction temperature is outside of specification. To clear, write logic one to this flag after the junction temperature has returned to be within the valid range.</p> <p>0 Tamper not detected. 1 Temperature tampering detected.</p>
2 CTF	<p>Clock Tamper Flag</p> <p>This flag is set when the 32.768 kHz clock source is outside the valid range. To clear, write logic one to this flag after the 32.768 kHz clock source has returned to be within the valid range.</p>

Table continues on the next page...

## RTC\_TDR field descriptions (continued)

Field	Description
	0 Tamper not detected. 1 Clock tampering detected.
1 VTF	Voltage Tamper Flag  This flag is set when the VBAT voltage is outside the valid range. To clear, write logic one to this flag after the VBAT voltage has returned to be within the valid range.  0 Tamper not detected. 1 Voltage tampering detected.
0 DTF	Drylce Tamper Flag  This flag is set whenever the (optional) Drylce module asserts its tamper detect. To clear, write logic one to this flag after Drylce has negated its tamper detect. If Drylce is not integrated then this flag cannot be cleared.  0 Tamper not detected. 1 Drylce tamper detected.

## 48.2.15 RTC Tamper Trim Register (RTC\_TTR)

Address: RTC\_TTR is 4003\_D000h base + 38h offset = 4003\_D038h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
R	Reserved			0												TDTH	TDTL	CDTH	CDTL	VDTH	VDTL																
W	0																																				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

## RTC\_TTR field descriptions

Field	Description
31–29 Reserved	This field is reserved. It must always be written to 000.
28–18 Reserved	This read-only field is reserved and always has the value zero.
17–15 TDTH	Temperature Detect Trim High  Trims the analog tamper high temperature detect trip point. This field is loaded with factory programmed IFR data during each chip reset unless the tamper trim register is locked.
14–12 TDTL	Temperature Detect Trim Low  Trims the analog tamper low temperature detect trip point. This field is loaded with factory programmed IFR data during each chip reset unless the tamper trim register is locked.
11–9 CDTH	Clock Detect Trim High  Trims the analog tamper high clock frequency detect trip point. This field is loaded with factory programmed IFR data during each chip reset unless the tamper trim register is locked.


Table continues on the next page...

**RTC\_TTR field descriptions (continued)**

Field	Description
8–6 CDTL	Clock Detect Trim Low  Trims the analog tamper low clock frequency detect trip point. This field is loaded with factory programmed IFR data during each chip reset unless the tamper trim register is locked.
5–3 VDTH	Voltage Detect Trim High  Trims the analog tamper high voltage detect trip point. This field is loaded with factory programmed IFR data during each chip reset unless the tamper trim register is locked.
2–0 VDTL	Voltage Detect Trim Low  Trims the analog tamper low voltage detect trip point. This field is loaded with factory programmed IFR data during each chip reset unless the tamper trim register is locked.

**48.2.16 RTC Tamper Interrupt Register (RTC\_TIR)**

Address: RTC\_TIR is 4003\_D000h base + 3Ch offset = 4003\_D03Ch



**RTC\_TIR field descriptions**

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value zero.
5 TMIE	Test Mode Interrupt Enable  0 Interrupt disabled. 1 An interrupt is generated when the test mode flag is set.
4 FSIE	Flash Security Interrupt Enable  0 Interrupt disabled. 1 An interrupt is generated when the flash security flag is set.
3 TTIE	Temperature Tamper Interrupt Enable  When set, this bit enables the analog temperature tamper detect circuit.  0 Interrupt disabled. 1 An interrupt is generated when the temperature tamper flag is set.
2 CTIE	Clock Tamper Interrupt Enable  When set, this bit enables the analog clock tamper detect circuit.

*Table continues on the next page...*

## RTC\_TIR field descriptions (continued)

Field	Description
	0 Interrupt disabled. 1 An interrupt is generated when the clock tamper flag is set.
1 VTIE	Voltage Tamper Interrupt Enable  When set, this bit enables the analog voltage tamper detect circuit.  0 Interrupt disabled. 1 An interrupt is generated when the voltage tamper flag is set.
0 DTIE	Drylce Tamper Interrupt Enable  0 Interrupt disabled. 1 An interrupt is generated when Drylce tamper flag is set.

## 48.2.17 RTC Write Access Register (RTC\_WAR)

Address: RTC\_WAR is 4003\_D000h base + 800h offset = 4003\_D800h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
R	0																TIRW	TTRW	TDRW	TERW	MCHW	MCLW	MERW	TTSW	IERW	LRW	SRW	CRW	TCRW	TARW	TPRW	TSRW							
W																																							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1							

## RTC\_WAR field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15 TIRW	Tamper Interrupt Register Write  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Writes to the tamper interrupt register are ignored. 1 Writes to the tamper interrupt register complete as normal.
14 TTRW	Tamper Trim Register Write  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Writes to the tamper trim register are ignored. 1 Writes to the tamper trim register complete as normal.
13 TDRW	Tamper Detect Register Write  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Writes to the tamper detect register are ignored. 1 Writes to the tamper detect register complete as normal.

Table continues on the next page...

## RTC\_WAR field descriptions (continued)

Field	Description
12 TERW	<p>Tamper Enable Register Write</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Writes to the tamper enable register are ignored. 1 Writes to the tamper enable register complete as normal.</p>
11 MCHW	<p>Monotonic Counter High Write</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Writes to the monotonic counter high register are ignored. 1 Writes to the monotonic counter high register complete as normal.</p>
10 MCLW	<p>Monotonic Counter Low Write</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Writes to the monotonic counter low register are ignored. 1 Writes to the monotonic counter low register complete as normal.</p>
9 MERW	<p>Monotonic Enable Register Write</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Writes to the monotonic enable register are ignored. 1 Writes to the monotonic enable register complete as normal.</p>
8 TTSW	<p>Tamper Time Seconds Write</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Writes to the tamper time seconds register are ignored. 1 Writes to the tamper time seconds register complete as normal.</p>
7 IERW	<p>Interrupt Enable Register Write</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Writes to the interrupt enable register are ignored. 1 Writes to the interrupt enable register complete as normal.</p>
6 LRW	<p>Lock Register Write</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Writes to the lock register are ignored. 1 Writes to the lock register complete as normal.</p>
5 SRW	<p>Status Register Write</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Writes to the status register are ignored. 1 Writes to the status register complete as normal.</p>
4 CRW	<p>Control Register Write</p>

*Table continues on the next page...*

## RTC\_WAR field descriptions (continued)

Field	Description
	Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset. 0 Writes to the control register are ignored. 1 Writes to the control register complete as normal.
3 TCRW	Time Compensation Register Write Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset. 0 Writes to the time compensation register are ignored. 1 Writes to the time compensation register complete as normal.
2 TARW	Time Alarm Register Write Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset. 0 Writes to the time alarm register are ignored. 1 Writes to the time alarm register complete as normal.
1 TPRW	Time Prescaler Register Write Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset. 0 Writes to the time prescaler register are ignored. 1 Writes to the time prescaler register complete as normal.
0 TSRW	Time Seconds Register Write Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset. 0 Writes to the time seconds register are ignored. 1 Writes to the time seconds register complete as normal.

## 48.2.18 RTC Read Access Register (RTC\_RAR)

Address: RTC\_RAR is 4003\_D000h base + 804h offset = 4003\_D804h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
R	0																TIRR	TTRR	TDRR	TERR	MCHR	MCLR	MERR	TTSR	IERR	LRR	SRR	CRR	TCRR	TARR	TPRR	TSRR					
W	0																1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1						

## RTC\_RAR field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15 TIRR	Tamper Interrupt Register Read Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.

Table continues on the next page...

## RTC\_RAR field descriptions (continued)

Field	Description
	0 Reads to the tamper interrupt register are ignored. 1 Reads to the tamper interrupt register complete as normal.
14 TTRR	Tamper Trim Register Read  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Reads to the tamper trim register are ignored. 1 Reads to the tamper trim register complete as normal.
13 TDRR	Tamper Detect Register Read  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Reads to the tamper detect register are ignored. 1 Reads to the tamper detect register complete as normal.
12 TERR	Tamper Enable Register Read  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Reads to the tamper enable register are ignored. 1 Reads to the tamper enable register complete as normal.
11 MCHR	Monotonic Counter High Read  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Reads to the monotonic counter high register are ignored. 1 Reads to the monotonic counter high register complete as normal.
10 MCLR	Monotonic Counter Low Read  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Reads to the monotonic counter low register are ignored. 1 Reads to the monotonic counter low register complete as normal.
9 MERR	Monotonic Enable Register Read  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Reads to the monotonic enable register are ignored. 1 Reads to the monotonic enable register complete as normal.
8 TTSR	Tamper Time Seconds Read  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Reads to the tamper time seconds register are ignored. 1 Reads to the tamper time seconds register complete as normal.
7 IERR	Interrupt Enable Register Read  Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.  0 Reads to the interrupt enable register are ignored. 1 Reads to the interrupt enable register complete as normal.

*Table continues on the next page...*

## RTC\_RAR field descriptions (continued)

Field	Description
6 LRR	<p>Lock Register Read</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the lock register are ignored. 1 Reads to the lock register complete as normal.</p>
5 SRR	<p>Status Register Read</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the status register are ignored. 1 Reads to the status register complete as normal.</p>
4 CRR	<p>Control Register Read</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the control register are ignored. 1 Reads to the control register complete as normal.</p>
3 TCRR	<p>Time Compensation Register Read</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset</p> <p>0 Reads to the time compensation register are ignored. 1 Reads to the time compensation register complete as normal.</p>
2 TARR	<p>Time Alarm Register Read</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the time alarm register are ignored. 1 Reads to the time alarm register complete as normal.</p>
1 TPRR	<p>Time Prescaler Register Read</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the time prescaler register are ignored. 1 Reads to the time prescaler register complete as normal.</p>
0 TSRR	<p>Time Seconds Register Read</p> <p>Once cleared, this bit is only set by system reset. It is not affected by VBAT POR or software reset.</p> <p>0 Reads to the time seconds register are ignored. 1 Reads to the time seconds register complete as normal.</p>

## 48.3 Functional description

## 48.3.1 Power, clocking and reset

The RTC is an always powered block that is powered by the battery power supply (VBAT). The battery power supply ensures that the RTC registers retain their state during chip power-down and that the RTC time counter remains operational.

The time counter within the RTC is clocked by a 32.768 kHz clock and can supply this clock to other peripherals. The 32.768 kHz clock can only be sourced from an external crystal using the oscillator that is part of the RTC module.

The RTC includes its own analog POR block, which generates a power-on-reset signal whenever the RTC module is powered up and initializes all RTC registers to their default state. A software reset bit can also initialize all RTC registers. The RTC also monitors the chip power supply and electrically isolates itself when the rest of the chip is powered down.

Any attempt to access an RTC register (except the access control registers) when VBAT is powered down, when the RTC is electrically isolated, or when VBAT POR is asserted, will result in a bus error.

### 48.3.1.1 Oscillator control

The 32.768 kHz crystal oscillator is disabled at VBAT POR and must be enabled by software. After enabling the crystal oscillator, wait the oscillator startup time before setting the SR[TCE] bit or using the oscillator clock external to the RTC.

The crystal oscillator includes tunable capacitors that can be configured by software. Do not change the capacitance unless the oscillator is disabled.

### 48.3.1.2 Software reset

Writing one to the CR[SWR] forces the equivalent of a VBAT POR to the rest of the RTC module. The CR[SWR] is not affected by the software reset and must be cleared by software. The access control registers are not affected by either VBAT POR or the software reset; they are reset by the chip reset.

### 48.3.1.3 Supervisor access

When the supervisor access control bit is clear, only supervisor mode software can write to the RTC registers or read the RTC tamper and monotonic registers, non-supervisor mode software will generate a bus error. Both supervisor and non-supervisor mode software can always read the other RTC registers.

### 48.3.2 Time counter

The time counter consists of a 32-bit seconds counter that increments once every second and a 16-bit prescaler register that increments once every 32.768 kHz clock cycle.

The time seconds register and time prescaler register can only be written when the SR[TCE] bit is clear. Always write to the prescaler register before writing to the seconds register, since the seconds register increments on the falling edge of bit 14 of the prescaler register.

The time prescaler register increments provided the SR[TCE] bit is set, the SR[TIF] is clear, the SR[TOF] is clear and the 32.768 kHz clock source is present. After enabling the oscillator, wait the oscillator startup time before setting the SR[TCE] bit to allow time for the oscillator clock output to stabilize.

If the time seconds register overflows then the SR[TOF] will set and the time prescaler register will stop incrementing. Clear the SR[TOF] by initializing the time seconds register. The time seconds register and time prescaler register read as zero whenever the SR[TOF] is set.

The SR[TIF] is set on VBAT POR, software reset and when an enabled tamper source is detected. It is cleared by clearing the enabled tamper detect flag and then initializing the time seconds register. The time seconds register and time prescaler register read as zero whenever the SR[TIF] is set.

### 48.3.3 Compensation

The compensation logic provides an accurate and wide compensation range and can correct errors as high as 3906 ppm and as low as 0.12 ppm. Note that the compensation factor must be calculated externally to the RTC and supplied by software to the compensation register. The RTC itself does not calculate the amount of compensation that is required, although the 1 Hz clock is output to an external pin in support of external calibration logic.

Crystal compensation can be supported by using firmware and crystal characteristics to determine the compensation amount. Temperature compensation can be supported by firmware that periodically measures the external temperature (via ADC) and updates the compensation register based on a look-up table that specifies the change in crystal frequency over temperature.

The compensation logic alters the number of 32.768 kHz clock cycles it takes for the prescaler register to overflow and increment the time seconds counter. The time compensation value is used to adjust the number of clock cycles between -127 and +128. Cycles are added or subtracted from the prescaler register when the prescaler register equals 0x3FFF and then increments. The compensation interval is used to adjust the frequency at which the time compensation value is used (from once a second to once every 256 seconds).

Updates to the time compensation register will not take effect until the next time the time seconds register increments and provided the previous compensation interval has expired. When the compensation interval is set to other than once a second then the compensation is applied in the first second interval and the remaining second intervals receive no compensation.

Compensation is disabled by configuring the time compensation register to zero.

### **48.3.4 Time alarm**

The time alarm register, SR[TAF] and IER[TAIE] allow the RTC to generate an interrupt at a predefined time. The 32-bit time alarm register is compared with the 32-bit time seconds register each time it increments. The SR[TAF] will set when the time alarm register equals the time seconds register and the time seconds register increments.

The time alarm flag is cleared by writing the time alarm register. This will usually be the next alarm value, although writing a value that is less than the time seconds register (such as zero) will prevent the time alarm flag from setting again. The time alarm flag cannot otherwise be disabled, although the interrupt it generates is enabled or disabled by IER[TAIE].

### **48.3.5 Update mode**

The update mode bit (CR[UM]) in the control register configures software write access to the time counter enable (SR[TCE]) bit. When CR[UM] is clear, SR[TCE] can only be written when the LR[SRL] bit is set. When CR[UM] is set, the SR[TCE] can also be written when SR[TCE] is clear or when SR[TIF] or SR[TOF] are set. This allows the

time seconds and prescaler registers to be initialized whenever time is invalidated, while preventing the time seconds and prescaler registers from being changed on the fly. When LR[SRL] is set, the CR[UM] bit has no effect on SR[TCE].

The CR[UM] also configures software write access to the monotonic counter enable (MER[MCE]) bit. When CR[UM] is clear, MER[MCE] can only be written when the LR[MEL] bit is set. When CR[UM] is set, the MER[MCE] can also be written when MER[MCE] is clear or when SR[TIF] or SR[MOF] are set. This allows the monotonic counter register to be initialized whenever the monotonic counter is invalid, while preventing the monotonic counter from being changed on the fly. When LR[MEL] is set, the CR[UM] bit has no effect on MCR[MCE].

The CR[UM] also configures software write access to the tamper detect register. When CR[UM] is clear, the tamper detect register can only be written when the LR[TDL] bit is set. When CR[UM] is set, the tamper detect register can also be written when SR[TIF] is clear. This allows tamper interrupts to be cleared provided the time has not been invalidated. When LR[TDL] bit is set, the CR[UM] bit has no effect on the tamper detect register.

### 48.3.6 Monotonic counter

The 64-bit Monotonic Counter is a counter that cannot be exhausted or return to any previous value, once it has been initialized. If the monotonic overflow flag is set, the monotonic counter returns zero and does not increment.

Depending on the value of the monotonic counter enable bit, writing to the monotonic counter either initializes the register with the value written, or increments the register by one (and the value written is ignored).

When the monotonic counter is enabled, the monotonic counter high increments on either a write to the monotonic counter high register or if the monotonic counter low register overflows (due to a write to the monotonic counter low register). The monotonic overflow flag sets when the monotonic counter high register overflows and is cleared by writing the monotonic counter high register when the monotonic counter is disabled.

The monotonic counter is held in reset whenever the time invalid flag is set. Always clear the time invalid flag before initializing the monotonic counter.

### 48.3.7 Tamper detect

Each tamper source can be enabled to invalidate the time when the tamper is detected. Each flag in the tamper detect register will set when the appropriate tamper source asserts. If the corresponding bit in the tamper enable register is set then the time is invalidated (and the time invalid flag is set).

The flags in the tamper detect register are cleared by software writing a logic one to the appropriate flag provided the tamper source has negated. An enabled tamper detect register flag must be cleared before attempting to clear the time invalid flag.

When the time invalid flag is set, the tamper time seconds register records the contents of the time seconds register at the time the tamper event was detected.

Writing the tamper time seconds register at any time will set the time invalid flag. Since this is a software initiated tamper, there is no status flag to indicate this tamper source. To disable the software initiated tamper, lock the tamper time seconds register to prevent write accesses to that register.

### 48.3.8 Register lock

The lock register can be used to block write accesses to certain registers until the next VBAT POR or software reset. Locking the control register will disable the software reset. Locking the lock register will block future updates to the lock register.

Write accesses to a locked register are ignored and do not generate a bus error.

### 48.3.9 Access control

The read access and write access registers are implemented in the chip power domain and reset on the chip reset (they are not affected by the VBAT POR or the software reset). They are used to block read or write accesses to each register until the next chip system reset. When accesses are blocked the bus access is not seen in the VBAT power supply and does not generate a bus error.

### 48.3.10 Interrupt

The RTC Interrupt is asserted whenever a status flag and the corresponding interrupt enable bit are both set. It is always asserted on VBAT POR, software reset and when the VBAT power supply is powered down. The RTC interrupt is enabled at the chip level by enabling the chip-specific RTC clock gate control bit. The RTC Interrupt can be used to wakeup the chip from any low power mode.

The optional RTC seconds interrupt is an edge-sensitive interrupt with a dedicated interrupt vector that is generated once a second and requires no software overhead (there is no corresponding status flag to clear). It is enabled in the RTC by the time seconds interrupt enable bit and enabled at the chip level by setting the chip-specific RTC clock gate control bit. The RTC seconds interrupt does not cause the RTC wakeup pin to assert. This interrupt is optional and may not be implemented on all devices.



# Chapter 49

## 10/100-Mbps Ethernet MAC (ENET)

### 49.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The MAC-NET core, in conjunction with a 10/100 MAC, implements layer 3 network acceleration functions. These functions are designed to accelerate the processing of various common networking protocols, such as IP, TCP, UDP and ICMP, providing wire speed services to client applications.

#### 49.1.1 Overview

The core implements a dual speed 10/100 Mbps Ethernet MAC compliant with the IEEE802.3-2002 standard. The MAC layer provides compatibility with half- or full-duplex 10/100Mbps Ethernet LANs.

The MAC operation is fully programmable and can be used in NIC (Network Interface Card), bridging, or switching applications. The core implements the remote network monitoring (RMON) counters according to IETF RFC 2819.

The core also implements a hardware acceleration block to optimize the performance of network controllers providing IP and TCP, UDP, ICMP protocol services. The acceleration block performs critical functions in hardware, which are typically implemented with large software overhead.

The core implements programmable embedded FIFOs that can provide buffering on the receive path for loss-less flow control

Advanced power management features are available with magic packet detection and programmable power-down modes.

For industrial automation application, the IEEE 1588 standard is becoming the main technology for precise time synchronization on Ethernet networks. This provides accurate clock synchronization for distributed control nodes to overcome one of the drawbacks of Ethernet.

The programmable 10/100 Ethernet MAC with IEEE 1588 integrates a standard IEEE 802.3 Ethernet MAC with a time-stamping module.

## **49.1.2 Features**

The MAC-NET core includes the following features.

### **49.1.2.1 Ethernet MAC Features**

- Implements the full 802.3 specification with preamble/SFD generation, frame padding generation, CRC generation and checking
- Dynamically configurable to support 10/100 Mbps operation
- Supports 10/100 Mbps full duplex and configurable half duplex operation
- Compliant with the AMD magic packet detection with interrupt for node remote power management
- Seamless interface to commercial ethernet PHY device via:
  - a 4-bit Medium Independent Interface (MII) operating at 25 MHz, or
  - a 2-bit Reduced MII (RMII) operating at 50 MHz.
- Simple 64-Bit FIFO interface to user application
- CRC-32 checking at full speed with optional forwarding of the frame check sequence (FCS) field to the client
- CRC-32 generation and append on transmit or forwarding of user application provided FCS selectable on a per-frame basis
- When operating in full duplex mode
  - Implements automated pause frame (802.3 x31A) generation and termination providing flow control without user application intervention
  - Pause quanta used to form pause frames, dynamically programmable
  - Pause frame generation additionally controllable by user application offering flexible traffic flow control
  - Optional forwarding of received pause frames to the user application
  - Implements standard flow-control mechanism
- In half-duplex mode, provides full collision support, including jamming, backoff, and automatic retransmission
- Support for VLAN-tagged frames according to IEEE 802.1Q
- Programmable MAC address: Insertion on transmit; discards frames with mismatching destination address on receive (except broadcast and pause frames)

- Programmable promiscuous mode support to omit MAC destination address checking on receive
- Multicast and unicast address filtering on receive based on 64 entries hash table reducing higher layer processing load
- Programmable frame maximum length providing support for any standard or proprietary frame length
- Statistics indicators for frame traffic and errors (alignment, CRC, length) and pause frames providing for IEEE 802.3 basic and mandatory management information database (MIB) package and remote network monitoring (RFC 2819)
- Simple handshake user application FIFO interface with fully programmable depth and threshold levels
- Separate status word available for each received frame on the user interface providing information such as frame length, frame type, VLAN tag, and error information
- Multiple internal loopback options
- MDIO master interface for PHY device configuration and management with two programmable MDIO base addresses
- Supports legacy FEC buffer descriptors

### 49.1.2.2 IP Protocol Performance Optimization Features

- Operates on TCP/IP and UDP/IP and ICMP/IP protocol data or IP header only
- Enables wire-speed processing
- IPv4 and IPv6 support
- Transparent passing of frames of other types and protocols
- Support for VLAN tagged frames according to IEEE 802.1q with transparent forwarding of VLAN tag and control field
- Automatic IP-header and payload (protocol specific) checksum calculation and verification on receive
- Automatic IP-header and payload (protocol specific) checksum generation and automatic insertion on transmit configurable on a per-frame basis
- Support for IP and TCP, UDP, ICMP data for checksum generation and checking
- Full header options support for IPv4 and TCP protocol headers
- IPv6 support limited to datagrams with base header only. Datagrams with extension headers are passed transparently unmodified/unchecked.

- Statistics information for received IP and protocol errors
- Configurable automatic discard of erroneous frames
- Configurable automatic host-to-network (RX) and network-to-host (TX) byte order conversion for IP and TCP/UDP/ICMP headers within the frame
- Configurable padding remove for short IP datagrams on receive
- Configurable Ethernet payload alignment to allow for 32-bit word aligned header and payload processing
- Programmable store-and-forward operation with clock and rate decoupling FIFOs

### 49.1.2.3 IEEE 1588 Features

- Support for all IEEE 1588 frames
- Reference clock can be chosen independently of the network speed
- Software-programmable precise time-stamping of ingress and egress frames
- Timer monitoring capabilities for system calibration and timing accuracy management
- Precise time-stamping of external events with programmable interrupt generation
- Programmable event and interrupt generation for external system control
- Hardware- and software-controllable timer synchronization
- 4 channel IEEE 1588 timer, each with support for input capture and output compare using the 1588 counter

### 49.1.3 Block Diagram




Figure 49-1. 10/100 Ethernet MAC-NET Core Block Diagram

## 49.2 External Signal Description

MII	RMII	Description	I/O
MII_COL	—	Asserted upon detection of a collision and remains asserted while the collision persists. This signal is not defined for full-duplex mode.	I
MII_CRD	—	Carrier sense. When asserted, indicates transmit or receive medium is not idle.  In RMII mode, this signal is present on the RMII_CRD_DV pin.	I
MII_MDC	RMII_MDC	Output clock provides a timing reference to the PHY for data transfers on the MDIO signal.	O

Table continues on the next page...

## External Signal Description

MII	RMII	Description	I/O
MII_MDIO	RMII_MDIO	Transfers control information between the external PHY and the media-access controller. Data is synchronous to MDC. This signal is an input after reset.	I/O
MII_RXCLK	—	In MII mode, provides a timing reference for RXDV, RXD[3:0], and RXER.	I
MII_RXDV	RMII_CRSDV	Asserting this input indicates the PHY has valid nibbles present on the MII. RXDV must remain asserted from the first recovered nibble of the frame through to the last nibble. Asserting RXDV must start no later than the SFD and exclude any EOF.  In RMII mode, this pin also generates the CRS signal.	I
MII_RXD[3:0]	RMII_RXD[1:0]	Contains the Ethernet input data transferred from the PHY to the media-access controller when RXDV is asserted.	I
MII_RXER	RMII_RXER	When asserted with RXDV, indicates the PHY detects an error in the current frame.	I
MII_TXCLK	—	Input clock which provides a timing reference for TXEN, TXD[3:0], and TXER.	I
MII_TXD[3:0]	RMII_TXD[1:0]	The serial output Ethernet data and only valid during the assertion of TXEN.	O
MII_TXEN	RMII_TXEN	Indicates when valid nibbles are present on the MII. This signal is asserted with the first nibble of a preamble and is negated before the first TXCLK following the final nibble of the frame.	O
MII_TXER	—	When asserted for one or more clock cycles while TXEN is also asserted, PHY sends one or more illegal symbols.	O
—	RMII_REF_CLK	In RMII mode, this signal is the reference clock for receive, transmit, and the control interface.	I

Table continues on the next page...

MII	RMII	Description	I/O
1588_TMR $n$	1588_TMR $n$	<p>Capture/compare block input/output event bus. When configured for capture and a rising edge is detected, the current timer value is latched and transferred into the corresponding ENET_TCCR<math>n</math> register for inspection by software.</p> <p>When configured for compare, the corresponding signal 1588_TMR<math>n</math> is asserted for one cycle when the timer reaches the compare value programmed in register ENET_TCCR<math>n</math>.</p> <p>An interrupt or DMA request can be triggered if the corresponding bit in ENET_TCSR<math>n</math>[TIE] or ENET_TCSR<math>n</math>[TDRE] is set.</p>	I/O
ENET_1588_CLKIN	ENET_1588_CLKIN	Alternate IEEE 1588 Ethernet clock input	I

### 49.3 Memory Map/Register Definition

Reserved bits should be written with 0 and ignored on read to allow future extension. Unused registers read zero and a write has no effect.

The following table summarizes the Ethernet registers.

**Table 49-1. Register Map Summary**

Offset Address	Section	Description
0x000	Configuration	Core control and status registers
0x200	Statistics counters	MIB block counters. See <a href="#">Statistic Event Counters</a> .
0x400	1588 control	1588 adjustable timer (TSM) and 1588 frame control
0x600	Capture/compare block	Registers for the capture/compare block

## ENET memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400C_0004	Interrupt Event Register (ENET_EIR)	32	w1c	0000_0000h	<a href="#">49.3.1/1439</a>
400C_0008	Interrupt Mask Register (ENET_EIMR)	32	R/W	0000_0000h	<a href="#">49.3.2/1441</a>
400C_0010	Receive Descriptor Active Register (ENET_RDAR)	32	R/W	0000_0000h	<a href="#">49.3.3/1444</a>
400C_0014	Transmit Descriptor Active Register (ENET_TDAR)	32	R/W	0000_0000h	<a href="#">49.3.4/1444</a>
400C_0024	Ethernet Control Register (ENET_ECR)	32	R/W	F000_0000h	<a href="#">49.3.5/1445</a>
400C_0040	MII Management Frame Register (ENET_MMFR)	32	R/W	0000_0000h	<a href="#">49.3.6/1447</a>
400C_0044	MII Speed Control Register (ENET_MSCR)	32	R/W	0000_0000h	<a href="#">49.3.7/1448</a>
400C_0064	MIB Control Register (ENET_MIBC)	32	R/W	C000_0000h	<a href="#">49.3.8/1450</a>
400C_0084	Receive Control Register (ENET_RCR)	32	R/W	05EE_0001h	<a href="#">49.3.9/1451</a>
400C_00C4	Transmit Control Register (ENET_TCR)	32	R/W	0000_0000h	<a href="#">49.3.10/1453</a>
400C_00E4	Physical Address Lower Register (ENET_PALR)	32	R/W	0000_0000h	<a href="#">49.3.11/1455</a>
400C_00E8	Physical Address Upper Register (ENET_PAUR)	32	R/W	0000_8808h	<a href="#">49.3.12/1455</a>
400C_00EC	Opcode/Pause Duration Register (ENET_OPD)	32	R/W	0001_0000h	<a href="#">49.3.13/1456</a>
400C_0118	Descriptor Individual Upper Address Register (ENET_IAUR)	32	R/W	0000_0000h	<a href="#">49.3.14/1456</a>
400C_011C	Descriptor Individual Lower Address Register (ENET_IALR)	32	R/W	0000_0000h	<a href="#">49.3.15/1457</a>
400C_0120	Descriptor Group Upper Address Register (ENET_GAUR)	32	R/W	0000_0000h	<a href="#">49.3.16/1457</a>
400C_0124	Descriptor Group Lower Address Register (ENET_GALR)	32	R/W	0000_0000h	<a href="#">49.3.17/1458</a>
400C_0144	Transmit FIFO Watermark Register (ENET_TFWR)	32	R/W	0000_0000h	<a href="#">49.3.18/1458</a>
400C_0180	Receive Descriptor Ring Start Register (ENET_RDSR)	32	R/W	0000_0000h	<a href="#">49.3.19/1459</a>
400C_0184	Transmit Buffer Descriptor Ring Start Register (ENET_TDSR)	32	R/W	0000_0000h	<a href="#">49.3.20/1460</a>

Table continues on the next page...

## ENET memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400C_0188	Maximum Receive Buffer Size Register (ENET_MRBR)	32	R/W	0000_0000h	<a href="#">49.3.21/1460</a>
400C_0190	Receive FIFO Section Full Threshold (ENET_RSFL)	32	R/W	0000_0000h	<a href="#">49.3.22/1461</a>
400C_0194	Receive FIFO Section Empty Threshold (ENET_RSEM)	32	R/W	0000_0000h	<a href="#">49.3.23/1461</a>
400C_0198	Receive FIFO Almost Empty Threshold (ENET_RAEM)	32	R/W	0000_0004h	<a href="#">49.3.24/1462</a>
400C_019C	Receive FIFO Almost Full Threshold (ENET_RAFL)	32	R/W	0000_0004h	<a href="#">49.3.25/1462</a>
400C_01A0	Transmit FIFO Section Empty Threshold (ENET_TSEM)	32	R/W	0000_0000h	<a href="#">49.3.26/1463</a>
400C_01A4	Transmit FIFO Almost Empty Threshold (ENET_TAEM)	32	R/W	0000_0004h	<a href="#">49.3.27/1463</a>
400C_01A8	Transmit FIFO Almost Full Threshold (ENET_TAFL)	32	R/W	0000_0008h	<a href="#">49.3.28/1464</a>
400C_01AC	Transmit Inter-Packet Gap (ENET_TIPG)	32	R/W	0000_000Ch	<a href="#">49.3.29/1464</a>
400C_01B0	Frame Truncation Length (ENET_FTRL)	32	R/W	0000_07FFh	<a href="#">49.3.30/1465</a>
400C_01C0	Transmit Accelerator Function Configuration (ENET_TACC)	32	R/W	0000_0000h	<a href="#">49.3.31/1465</a>
400C_01C4	Receive Accelerator Function Configuration (ENET_RACC)	32	R/W	0000_0000h	<a href="#">49.3.32/1466</a>
400C_0400	Timer Control Register (ENET_ATCR)	32	R/W	0000_0000h	<a href="#">49.3.33/1468</a>
400C_0404	Timer Value Register (ENET_ATVR)	32	R/W	0000_0000h	<a href="#">49.3.34/1469</a>
400C_0408	Timer Offset Register (ENET_ATOFF)	32	R/W	0000_0000h	<a href="#">49.3.35/1470</a>
400C_040C	Timer Period Register (ENET_ATPER)	32	R/W	3B9A_CA00h	<a href="#">49.3.36/1470</a>
400C_0410	Timer Correction Register (ENET_ATCOR)	32	R/W	0000_0000h	<a href="#">49.3.37/1471</a>
400C_0414	Time-Stamping Clock Period Register (ENET_ATINC)	32	R/W	0000_0000h	<a href="#">49.3.38/1471</a>
400C_0418	Timestamp of Last Transmitted Frame (ENET_ATSTMP)	32	R	0000_0000h	<a href="#">49.3.39/1472</a>
400C_0604	Timer Global Status Register (ENET_TGSR)	32	R/W	0000_0000h	<a href="#">49.3.40/1472</a>

Table continues on the next page...

## ENET memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400C_0608	Timer Control Status Register (ENET_TCSR0)	32	R/W	0000_0000h	<a href="#">49.3.41/1473</a>
400C_060C	Timer Compare Capture Register (ENET_TCCR0)	32	R/W	0000_0000h	<a href="#">49.3.42/1474</a>
400C_0610	Timer Control Status Register (ENET_TCSR1)	32	R/W	0000_0000h	<a href="#">49.3.41/1473</a>
400C_0614	Timer Compare Capture Register (ENET_TCCR1)	32	R/W	0000_0000h	<a href="#">49.3.42/1474</a>
400C_0618	Timer Control Status Register (ENET_TCSR2)	32	R/W	0000_0000h	<a href="#">49.3.41/1473</a>
400C_061C	Timer Compare Capture Register (ENET_TCCR2)	32	R/W	0000_0000h	<a href="#">49.3.42/1474</a>
400C_0620	Timer Control Status Register (ENET_TCSR3)	32	R/W	0000_0000h	<a href="#">49.3.41/1473</a>
400C_0624	Timer Compare Capture Register (ENET_TCCR3)	32	R/W	0000_0000h	<a href="#">49.3.42/1474</a>

### 49.3.1 Interrupt Event Register (ENET\_EIR)

When an event occurs that sets a bit in EIR, an interrupt occurs if the corresponding bit in the interrupt mask register (EIMR) is also set. Writing a 1 to an EIR bit clears it; writing 0 has no effect. This register is cleared upon hardware reset.

Address: ENET\_EIR is 400C\_0000h base + 4h offset = 400C\_0004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	BABR	BABT	GRA	TXF	TXB	RXF	RXB	MII	EBERR	LC	RL	UN	PLR	WAKEUP	TS_AVAIL
W		w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TS_TIMER	0														
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ENET\_EIR field descriptions**

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30 BABR	Babbling Receive Error Indicates a frame was received with length in excess of RCR[MAX_FL] bytes.
29 BABT	Babbling Transmit Error Indicates the transmitted frame length exceeds RCR[MAX_FL] bytes. Usually this condition is caused when a frame that is too long is placed into the transmit data buffer(s). Truncation does not occur.
28 GRA	Graceful Stop Complete This interrupt is asserted after the transmitter is put into a pause state after completion of the frame currently being transmitted. See Graceful Transmit Stop (GTS) for conditions that lead to graceful stop. <b>NOTE:</b> The GRA interrupt is asserted only when the TX transitions into the stopped state. If this bit is cleared (by writing 1) and the TX is still stopped, the bit is not set again.

Table continues on the next page...

## ENET\_EIR field descriptions (continued)

Field	Description
27 TXF	Transmit Frame Interrupt Indicates a frame has been transmitted and the last corresponding buffer descriptor has been updated.
26 TXB	Transmit Buffer Interrupt Indicates a transmit buffer descriptor has been updated.
25 RXF	Receive Frame Interrupt Indicates a frame has been received and the last corresponding buffer descriptor has been updated.
24 RXB	Receive Buffer Interrupt. Indicates a receive buffer descriptor not the last in the frame has been updated.
23 MII	MII Interrupt. Indicates the MII has completed the data transfer requested.
22 EBERR	Ethernet Bus Error Indicates a system bus error occurred when a uDMA transaction is underway. (When this bit is set, ECR[ETHER_EN] is cleared, halting frame processing by the MAC. When this occurs, software must ensure proper actions (possibly resetting the system) to resume normal operation.
21 LC	Late Collision Indicates a collision occurred beyond the collision window (slot time) in half-duplex mode. The frame truncates with a bad CRC and the remainder of the frame is discarded.
20 RL	Collision Retry Limit. Indicates a collision occurred on each of 16 successive attempts to transmit the frame. The frame is discarded without being transmitted and transmission of the next frame commences. This error can only occur in half duplex mode.
19 UN	Transmit FIFO underrun Indicates the transmit FIFO became empty before the complete frame was transmitted. A bad CRC is appended to the frame fragment and the remainder of the frame is discarded.
18 PLR	Payload receive error Indicates a frame was received with a payload length error. See Frame Length/Type Verification: Payload Length Check for more information.
17 WAKEUP	Node wake-up request indication Read-only status bit to indicate that a magic packet has been detected. Will act only if ECR[MAGICEN] is set.
16 TS_AVAIL	Transmit timestamp available Indicates that the timestamp of the last transmitted timing frame is available in the ATSTMP register.
15 TS_TIMER	Timestamp timer The adjustable timer reached the period event. A period event interrupt can be generated if ATCR[PEREN] is set and the timer wraps according to the periodic setting in the ATPER register. Set the timer period value before setting ATCR[PEREN].

Table continues on the next page...

## ENET\_EIR field descriptions (continued)

Field	Description
14–0 Reserved	This read-only field is reserved and always has the value zero.

## 49.3.2 Interrupt Mask Register (ENET\_EIMR)

EIMR controls which interrupt events are allowed to generate actual interrupts. A hardware reset clears this register. If the corresponding bits in the EIR and EIMR registers are set, an interrupt is generated. The interrupt signal remains asserted until a 1 is written to the EIR bit (write 1 to clear) or a 0 is written to the EIMR bit.

Address: ENET\_EIMR is 400C\_0000h base + 8h offset = 400C\_0008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W		BABR	BABT	GRA	TXF	TXB	RXF	RXB	MII	EBERR	LC	RL	UN	PLR	WAKEUP	TS_AVAIL
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R									0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## ENET\_EIMR field descriptions

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30 BABR	BABR interrupt mask  Corresponds to interrupt source BABR defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR BABR bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.  0 The corresponding interrupt source is masked. 1 The corresponding interrupt source is not masked.
29 BABT	BABT interrupt mask  Corresponds to interrupt source BABT defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the

Table continues on the next page...

## ENET\_EIMR field descriptions (continued)

Field	Description
	<p>interrupting source. The corresponding EIR BAPT bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.</p> <p>0 The corresponding interrupt source is masked. 1 The corresponding interrupt source is not masked.</p>
28 GRA	<p>GRA interrupt mask</p> <p>Corresponds to interrupt source GRA defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR GRA bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.</p> <p>0 The corresponding interrupt source is masked. 1 The corresponding interrupt source is not masked.</p>
27 TXF	<p>TXF interrupt mask</p> <p>Corresponds to interrupt source TXF defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR TXF bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.</p> <p>0 The corresponding interrupt source is masked. 1 The corresponding interrupt source is not masked.</p>
26 TXB	<p>TXB interrupt mask</p> <p>Corresponds to interrupt source TXB defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR TXF bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.</p> <p>0 The corresponding interrupt source is masked. 1 The corresponding interrupt source is not masked.</p>
25 RXF	<p>RXF interrupt mask</p> <p>Corresponds to interrupt source RXF defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR RXF bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.</p>
24 RXB	<p>RXB interrupt mask</p> <p>Corresponds to interrupt source RXB defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR RXB bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.</p>
23 MII	<p>MII interrupt mask</p> <p>Corresponds to interrupt source MII defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR MII bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.</p>

*Table continues on the next page...*

**ENET\_EIMR field descriptions (continued)**

<b>Field</b>	<b>Description</b>
22 EBERR	EBERR interrupt mask  Corresponds to interrupt source EBERR defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR EBERR bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.
21 LC	LC interrupt mask  Corresponds to interrupt source LC defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR LC bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.
20 RL	RL interrupt mask  Corresponds to interrupt source RL defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR RL bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.
19 UN	UN interrupt mask  Corresponds to interrupt source UN defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR UN bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.
18 PLR	PLR interrupt mask  Corresponds to interrupt source PLR defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR PLR bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.
17 WAKEUP	WAKEUP interrupt mask  Corresponds to interrupt source WAKEUP defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR WAKEUP bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.
16 TS_AVAIL	TS_AVAIL interrupt mask  Corresponds to interrupt source TS_AVAIL defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR TS_AVAIL bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.
15 TS_TIMER	TS_TIMER interrupt mask  Corresponds to interrupt source TS_TIMER defined by the EIR register and determines whether an interrupt condition can generate an interrupt. At every module clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR TS_TIMER bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared.
14–0 Reserved	This read-only field is reserved and always has the value zero.


### 49.3.3 Receive Descriptor Active Register (ENET\_RDAR)

RDAR is a command register, written by the user, indicating the receive descriptor ring has been updated (the driver produced empty receive buffers with the empty bit set).

When the register is written, the RDAR bit is set. This is independent of the data actually written by the user. When set, the MAC polls the receive descriptor ring and processes receive frames (provided ECR[ETHER\_EN] is also set). After the MAC polls a receive descriptor whose empty bit is not set, MAC clears RDAR and ceases receive descriptor ring polling until the user sets the bit again, signifying that additional descriptors have been placed into the receive descriptor ring.

The RDAR register is cleared at reset and when ECR[ETHER\_EN] transitions from set to cleared or when ECR[RESET] is set.

Address: ENET\_RDAR is 400C\_0000h base + 10h offset = 400C\_0010h



**ENET\_RDAR field descriptions**

Field	Description
31–25 Reserved	This read-only field is reserved and always has the value zero.
24 RDAR	Receive descriptor active  Set to 1 when this register is written, regardless of the value written. This bit is cleared by the MAC device when no additional empty descriptors remain in the receive ring. It is also cleared when ECR[ETHER_EN] transitions from set to cleared or when ECR[RESET] is set.
23–0 Reserved	This read-only field is reserved and always has the value zero.

### 49.3.4 Transmit Descriptor Active Register (ENET\_TDAR)


The TDAR is a command register that the user writes to indicate that the transmit descriptor ring has been updated (transmit buffers have been produced by the driver with the ready bit set in the buffer descriptor).

When the register is written, the TDAR bit is set. This value is independent of the data actually written by the user. When set, the MAC polls the transmit descriptor ring and processes transmit frames (provided ECR[ETHER\_EN] is also set). After the MAC polls

a transmit descriptor that contains a ready bit that is not set, the MAC clears TDAR and ceases transmit descriptor ring polling until the user sets the bit again, signifying additional descriptors have been placed into the transmit descriptor ring.

The TDAR register is cleared at reset, when ECR[ETHER\_EN] transitions from set to cleared, or when ECR[RESET] is set.

Address: ENET\_TDAR is 400C\_0000h base + 14h offset = 400C\_0014h




**ENET\_TDAR field descriptions**

Field	Description
31–25 Reserved	This read-only field is reserved and always has the value zero.
24 TDAR	Transmit descriptor active Set to 1 when this register is written, regardless of the value written. This bit is cleared by the MAC device when no additional ready descriptors remain in the transmit ring. Also cleared when ECR[ETHER_EN] transitions from set to cleared or when ECR[RESET] is set.
23–0 Reserved	This read-only field is reserved and always has the value zero.

**49.3.5 Ethernet Control Register (ENET\_ECR)**

ECR is a read/write user register, though hardware may alter fields in this register as well. It controls many of the high level features of the Ethernet MAC, including legacy FEC support through the EN1588 bit.

Address: ENET\_ECR is 400C\_0000h base + 24h offset = 400C\_0024h



## ENET\_ECR field descriptions

Field	Description
31–28 Reserved	This read-only field is reserved and always has the value one.
27–9 Reserved	This read-only field is reserved and always has the value zero.
8 DBSWP	Descriptor Byte Swapping Enable Swaps the byte locations of the buffer descriptors. 0 The buffer descriptor bytes are not swapped to support big-endian devices 1 The buffer descriptor bytes are swapped to support little-endian devices
7 STOPEN	STOPEN Signal Control Controls device behavior in doze mode. In doze mode, if this bit is set then all the clocks of the ENET assembly are disabled (except the RMII/MII clock). Doze mode is like a conditional stop mode entry for the ENET assembly depending on ECR[STOPEN]. <b>NOTE:</b> If module clocks are gated in this mode, the module can still wake the system after receiving a magic packet in stop mode. MAGICEN must be set prior to entering sleep/stop mode.
6 DBGEN	Debug enable Enables the MAC to enter hardware freeze mode when the device enters debug mode. 0 MAC continues operation in debug mode. 1 MAC enters hardware freeze mode when the processor is in debug mode.
5 Reserved	This read-only field is reserved and always has the value zero.
4 EN1588	EN1588 enable Enables enhanced functionality of the MAC. 0 Legacy FEC buffer descriptors and functions enabled. 1 Enhanced frame time-stamping functions enabled.
3 SLEEP	Sleep mode enable 0 Normal operating mode. 1 Sleep mode.
2 MAGICEN	Magic packet detection enable Enables/disables magic packet detection. <b>NOTE:</b> MAGICEN is relevant only if the SLEEP bit is set. If MAGICEN is set, changing the SLEEP bit enables/disables sleep mode and magic packet detection. 0 Magic detection logic disabled 1 The MAC core detects magic packets and asserts EIR[WAKEUP] when a frame is detected.
1 ETHEREN	Ethernet enable

Table continues on the next page...

**ENET\_ECR field descriptions (continued)**

Field	Description
	<p>Enables/disables the Ethernet MAC. When the MAC is disabled, the buffer descriptors for an aborted transmit frame are not updated. The uDMA, buffer descriptor, and FIFO control logic are reset, including the buffer descriptor and FIFO pointers.</p> <p>Hardware clears this bit under the following conditions:</p> <ul style="list-style-type: none"> <li>• RESET is set by software</li> <li>• An error condition causes the EBERR bit to set.</li> </ul> <p><b>NOTE:</b> ETHEREN must be set only <i>after</i> all other ENET-related registers have been configured, that is, as the last step of ENET configuration.</p> <p>0 Reception immediately stops and transmission stops after a bad CRC is appended to any currently transmitted frame.</p> <p>1 MAC is enabled, and reception and transmission are possible.</p>
0 RESET	<p>Ethernet MAC reset</p> <p>When this bit is set, it clears the ETHER_EN bit.</p>

**49.3.6 MII Management Frame Register (ENET\_MMFR)**

Performing a write to MMFR triggers a management frame transaction to the PHY device unless MSCR is programmed to zero.

If MSCR is changed from zero to non-zero during a write to MMFR, an MII frame is generated with the data previously written to the MMFR. This allows MMFR and MSCR to be programmed in either order if MSCR is currently zero.

If the MMFR register is written while frame generation is in progress, the frame contents are altered. Software must use the EIR[MII] interrupt indication to avoid writing to the MMFR register while frame generation is in progress.

Address: ENET\_MMFR is 400C\_0000h base + 40h offset = 400C\_0040h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W	ST	OP	PA				RA				TA		DATA																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ENET\_MMFR field descriptions**

Field	Description
31–30 ST	<p>Start of frame delimiter</p> <p>These bits must be programmed to 01 for a valid MII management frame.</p>
29–28 OP	Operation code

*Table continues on the next page...*

**ENET\_MMFR field descriptions (continued)**

Field	Description
	Determines the frame operation.  00 Write frame operation, but not MII compliant. 01 Write frame operation for a valid MII management frame. 10 Read frame operation for a valid MII management frame. 11 Read frame operation, but not MII compliant.
27–23 PA	PHY address  PHY address. Specifies one of up to 32 attached PHY devices.
22–18 RA	Register address  Specifies one of up to 32 registers within the specified PHY device.
17–16 TA	Turn around  This field must be programmed to 10 to generate a valid MII management frame.
15–0 DATA	Management frame data  This is the field for data to be written to or read from the PHY register.

**49.3.7 MII Speed Control Register (ENET\_MSCR)**

MSCR provides control of the MII clock (MDC pin) frequency and allows a preamble drop on the MII management frame.

The MII\_SPEED field must be programmed with a value to provide an MDC frequency of less than or equal to 2.5 MHz to be compliant with the IEEE 802.3 MII specification. The MII\_SPEED must be set to a non-zero value to source a read or write management frame. After the management frame is complete, the MSCR register may optionally be cleared to turn off MDC. The MDC signal generated has a 50% duty cycle except when MII\_SPEED changes during operation (change takes effect following a rising or falling edge of MDC).

If the internal module clock is 25 MHz, programming this register to 0x0000\_0004 results in an MDC as stated the equation below.

$$25 \text{ MHz} / ((4 + 1) \times 2) = 2.5 \text{ MHz}$$

The following table shows the optimum values for MII\_SPEED as a function of internal module clock frequency.

**Table 49-10. Programming Examples for MSCR**

Internal MAC clock frequency	MSCR [MII_SPEED]	MDC frequency
25 MHz	0x4	2.50 MHz
33 MHz	0x6	2.36 MHz
40 MHz	0x7	2.50 MHz
50 MHz	0x9	2.50 MHz
66 MHz	0xD	2.36 MHz

Address: ENET\_MSCR is 400C\_0000h base + 44h offset = 400C\_0044h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0					HOLDTIME			DIS_PRE	MII_SPEED						0
W	[Shaded]					[Shaded]			[Shaded]	[Shaded]						[Shaded]
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ENET\_MSCR field descriptions**

Field	Description
31–11 Reserved	This read-only field is reserved and always has the value zero.
10–8 HOLDTIME	Holdtime on MDIO output  IEEE802.3 clause 22 defines a minimum of 10 ns for the holdtime on the MDIO output. Depending on the host bus frequency the setting may need to be increased.  000 1 internal module clock cycle 001 2 internal module clock cycles 010 3 internal module clock cycles 111 8 internal module clock cycles
7 DIS_PRE	Disable preamble  Enables/disables prepending a preamble to the MII management frame. The MII standard allows the preamble to be dropped if the attached PHY devices do not require it.  0 Preamble enabled. 1 Preamble (32 ones) is not prepended to the MII management frame.
6–1 MII_SPEED	MII speed

Table continues on the next page...


**ENET\_MSCR field descriptions (continued)**

Field	Description
	Controls the frequency of the MII management interface clock (MDC) relative to the internal module clock. A value of 0 in this field turns off MDC and leaves it in low voltage state. Any non-zero value results in the MDC frequency of:  1/((MII_SPEED + 1) x 2) of the internal module clock frequency
0 Reserved	This read-only field is reserved and always has the value zero.

**49.3.8 MIB Control Register (ENET\_MIBC)**

MIBC is a read/write register controlling and observing the state of the MIB block. Access this register to disable the MIB block operation or clear the MIB counters. The MIB\_DIS bit resets to 1.

Address: ENET\_MIBC is 400C\_0000h base + 64h offset = 400C\_0064h




**ENET\_MIBC field descriptions**

Field	Description
31 MIB_DIS	Disable MIB logic  If this control bit is set, the MIB logic halts and does not update any MIB counters.
30 MIB_IDLE	MIB idle  If this status bit is set, the MIB block is not currently updating any MIB counters.
29 MIB_CLEAR	MIB clear  If set, all statistics counters are reset to 0.  <b>NOTE:</b> This bit is not self-clearing. To clear the MIB counters set and then clear the bit.
28–0 Reserved	This read-only field is reserved and always has the value zero.

### 49.3.9 Receive Control Register (ENET\_RCR)

Address: ENET\_RCR is 400C\_0000h base + 84h offset = 400C\_0084h



**ENET\_RCR field descriptions**

Field	Description
31 GRS	Graceful receive stopped Read-only status indicating that the MAC receive datapath is stopped.
30 NLC	Payload length check disable Enables/disables a payload length check. 0 The payload length check is disabled 1 The core checks the frame's payload length with the frame length/type field. Errors are indicated in the EIR[PLC] bit.
29–16 MAX_FL	Maximum frame length Resets to decimal 1518. Length is measured starting at DA and includes the CRC at the end of the frame. Transmit frames longer than MAX_FL cause the BABT interrupt to occur. Receive frames longer than MAX_FL cause the BABR interrupt to occur and set the LG bit in the end of frame receive buffer descriptor. The recommended default value to be programmed is 1518 or 1522 if VLAN tags are supported.
15 CFEN	MAC control frame enable Enables/disables the MAC control frame. 0 MAC control frames with any opcode other than 0x0001 are accepted and forwarded to the client interface. 1 MAC control frames with any opcode other than 0x0001 (pause frame) are silently discarded.
14 CRCFWD	Terminate/forward received CRC Specifies whether the CRC field of received frames is transmitted or stripped. <b>NOTE:</b> If padding function is enabled (PADEN = 1), CRCFWD is ignored and the CRC field is checked and always terminated and removed.

Table continues on the next page...

**ENET\_RCR field descriptions (continued)**

Field	Description
	0 The CRC field of received frames is transmitted to the user application. 1 The CRC field is stripped from the frame.
13 PAUFW	Terminate/forward pause frames.  Specifies whether pause frames are terminated or forwarded.  0 Pause frames are terminated and discarded in the MAC. 1 Pause frames are forwarded to the user application.
12 PADEN	Enable frame padding remove on receive  Specifies whether the MAC removes padding from received frames.  0 No padding is removed on receive by the MAC. 1 Padding is removed from received frames.
11–10 Reserved	This read-only field is reserved and always has the value zero.
9 RMII_10T	Enables 10-Mbps mode of the RMII .  0 100 Mbps operation 1 10 Mbps operation
8 RMII_MODE	RMII mode enable  Specifies whether the MAC is configured for MII mode or RMII operation .  0 MAC configured for MII mode. 1 MAC configured for RMII operation.
7 Reserved	This read-only field is reserved and always has the value zero.
6 Reserved	This read-only field is reserved and always has the value zero.
5 FCE	Flow control enable  If set, the receiver detects PAUSE frames. Upon PAUSE frame detection, the transmitter stops transmitting data frames for a given duration.
4 BC_REJ	Broadcast frame reject  If set, frames with DA (destination address) equal to 0xFFFF_FFFF_FFFF are rejected unless the PROM bit is set. If BC_REJ and PROM are set, frames with broadcast DA are accepted and the M (MISS) is set in the receive buffer descriptor.
3 PROM	Promiscuous mode. All frames are accepted regardless of address matching.  0 Disabled 1 Enabled
2 MII_MODE	Media independent interface mode  This bit must always be set.  0 Reserved. 1 MII or RMII mode, as indicated by the RMII_MODE bit

*Table continues on the next page...*

## ENET\_RCR field descriptions (continued)

Field	Description
1 DRT	Disable receive on transmit  0 Receive path operates independently of transmit (use for full duplex or to monitor transmit activity in half duplex mode). 1 Disable reception of frames while transmitting (normally used for half duplex mode).
0 LOOP	Internal loopback  0 Loopback disabled. 1 Transmitted frames are looped back internal to the device and transmit MII output signals are not asserted. DRT must be cleared. .

## 49.3.10 Transmit Control Register (ENET\_TCR)

TCR is read/write and configures the transmit block. This register is cleared at system reset. FDEN can only be modified when ECR[ETHER\_EN] is cleared.

Address: ENET\_TCR is 400C\_0000h base + C4h offset = 400C\_00C4h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
R	0																
W																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0						CRCFWD	ADDINS	ADDSEL				RFC_PAUSE	TFC_PAUSE	FDEN	0	GTS
W																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

## ENET\_TCR field descriptions

Field	Description
31–10 Reserved	This read-only field is reserved and always has the value zero.
9 CRCFWD	Forward frame from application with CRC  0 TxBD[TC] controls whether the frame has a CRC from the application 1 The transmitter does not append any CRC to transmitted frames as it is expecting a frame with CRC from the application.

Table continues on the next page...


## ENET\_TCR field descriptions (continued)

Field	Description
8 ADDINS	<p>Set MAC address on transmit</p> <p>0 The source MAC address is not modified by the MAC. 1 The MAC overwrites the source MAC address with the programmed MAC address according to ADDSEL.</p>
7–5 ADDSEL	<p>Source MAC address select on transmit</p> <p>If ADDINS is set, indicates the MAC address that overwrites the source MAC address.</p> <p>000 Node MAC address programmed on PADDR1/2 registers. 100 Reserved 101 Reserved 110 Reserved</p>
4 RFC_PAUSE	<p>Receive frame control pause</p> <p>This status bit is set when a full duplex flow control pause frame is received and the transmitter pauses for the duration defined in this pause frame. This bit automatically clears when the pause duration is complete.</p>
3 TFC_PAUSE	<p>Transmit frame control pause</p> <p>Pauses frame transmission. When this bit is set, EIR[GRA] is set. With transmission of data frames stopped, the MAC transmits a MAC control PAUSE frame. Next, the MAC clears TFC_PAUSE and resumes transmitting data frames. If the transmitter pauses due to user assertion of GTS or reception of a PAUSE frame, the MAC may continue transmitting a MAC control PAUSE frame.</p> <p>0 No PAUSE frame transmitted. 1 The MAC stops transmission of data frames after the current transmission is complete.</p>
2 FDEN	<p>Full duplex enable</p> <p>If this bit set, frames transmit independent of carrier sense and collision inputs. Only modify this bit when ECR[ETHER_EN] is cleared.</p>
1 Reserved	<p>This read-only field is reserved and always has the value zero.</p>
0 GTS	<p>Graceful transmit stop</p> <p>When this bit is set, MAC stops transmission after any frame currently transmitted is complete and EIR[GRA] is set. If frame transmission is not currently underway, the GRA interrupt is asserted immediately. After transmission finishes, clear GTS to restart. The next frame in the transmit FIFO is then transmitted. If an early collision occurs during transmission when GTS is set, transmission stops after the collision. The frame is transmitted again after GTS is cleared. There may be old frames in the transmit FIFO that transmit when GTS is reasserted. To avoid this, clear ECR[ETHER_EN] following the GRA interrupt.</p>

### 49.3.11 Physical Address Lower Register (ENET\_PALR)

PALR contains the lower 32 bits (bytes 0,1,2,3) of the 48-bit address used in the address recognition process to compare with the DA (destination address) field of receive frames with an individual DA. In addition, this register is used in bytes 0 through 3 of the six-byte source address field when transmitting PAUSE frames. This register is not reset and you must initialize it.

Address: ENET\_PALR is 400C\_0000h base + E4h offset = 400C\_00E4h




#### ENET\_PALR field descriptions

Field	Description
31–0 PADDR1	Pause address  Bytes 0 (bits 31:24), 1 (bits 23:16), 2 (bits 15:8), and 3 (bits 7:0) of the 6-byte individual address are used for exact match and the source address field in PAUSE frames.

### 49.3.12 Physical Address Upper Register (ENET\_PAUR)

PAUR contains the upper 16 bits (bytes 4 and 5) of the 48-bit address used in the address recognition process to compare with the DA (destination address) field of receive frames with an individual DA. In addition, this register is used in bytes 4 and 5 of the six-byte source address field when transmitting PAUSE frames. Bits 15:0 of PAUR contain a constant type field (0x8808) for transmission of PAUSE frames. The upper 16 bits of this register are not reset and you must initialize it.

Address: ENET\_PAUR is 400C\_0000h base + E8h offset = 400C\_00E8h



#### ENET\_PAUR field descriptions

Field	Description
31–16 PADDR2	Bytes 4 (bits 31:24) and 5 (bits 23:16) of the 6-byte individual address used for exact match, and the source address field in PAUSE frames.

Table continues on the next page...

**ENET\_PAUR field descriptions (continued)**

Field	Description
15–0 TYPE	Type field in PAUSE frames.  These bits have a constant value of 0x8808.

**49.3.13 Opcode/Pause Duration Register (ENET\_OPD)**

OPD is read/write accessible. This register contains the 16-bit opcode and 16-bit pause duration fields used in transmission of a PAUSE frame. The opcode field is a constant value, 0x0001. When another node detects a PAUSE frame, that node pauses transmission for the duration specified in the pause duration field. The lower 16 bits of this register are not reset and you must initialize them.

Address: ENET\_OPD is 400C\_0000h base + ECh offset = 400C\_00ECh

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	OPCODE																PAUSE_DUR															
W	[Shaded]																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ENET\_OPD field descriptions**

Field	Description
31–16 OPCODE	Opcode field in PAUSE frames  These bits have a constant value of 0x0001.
15–0 PAUSE_DUR	Pause duration  Pause duration field used in PAUSE frames.

**49.3.14 Descriptor Individual Upper Address Register (ENET\_IAUR)**

IAUR contains the upper 32 bits of the 64-bit individual address hash table. The address recognition process uses this table to check for a possible match with the destination address (DA) field of receive frames with an individual DA. This register is not reset and you must initialize it.

Address: ENET\_IAUR is 400C\_0000h base + 118h offset = 400C\_0118h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	IADDR1																															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


**ENET\_IADDR field descriptions**

Field	Description
31–0 IADDR1	The upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address. Bit 31 of IADDR1 contains hash index bit 63. Bit 0 of IADDR1 contains hash index bit 32.

**49.3.15 Descriptor Individual Lower Address Register (ENET\_IALR)**

IALR contains the lower 32 bits of the 64-bit individual address hash table. The address recognition process uses this table to check for a possible match with the DA field of receive frames with an individual DA. This register is not reset and you must initialize it.

Address: ENET\_IALR is 400C\_0000h base + 11Ch offset = 400C\_011Ch


**ENET\_IALR field descriptions**

Field	Description
31–0 IADDR2	The lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address. Bit 31 of IADDR2 contains hash index bit 31. Bit 0 of IADDR2 contains hash index bit 0.

**49.3.16 Descriptor Group Upper Address Register (ENET\_GAUR)**

GAUR contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. You must initialize this register.

Address: ENET\_GAUR is 400C\_0000h base + 120h offset = 400C\_0120h


**ENET\_GAUR field descriptions**

Field	Description
31–0 GADDR1	Contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. Bit 31 of GADDR1 contains hash index bit 63. Bit 0 of GADDR1 contains hash index bit 32.

### 49.3.17 Descriptor Group Lower Address Register (ENET\_GALR)

GALR contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. You must initialize this register.

Address: ENET\_GALR is 400C\_0000h base + 124h offset = 400C\_0124h




ENET\_GALR field descriptions

Field	Description
31–0 GADDR2	Contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. Bit 31 of GADDR2 contains hash index bit 31. Bit 0 of GADDR2 contains hash index bit 0.

### 49.3.18 Transmit FIFO Watermark Register (ENET\_TFWR)

If TFR[STRFWD] is cleared, TFWR[TFWR] controls the amount of data required in the transmit FIFO before transmission of a frame can begin. This allows you to minimize transmit latency (TFWR = 00 or 01) or allow for larger bus access latency (TFWR = 11) due to contention for the system bus. Setting the watermark to a high value minimizes the risk of transmit FIFO underrun due to contention for the system bus. The byte counts associated with the TFWR field may need to be modified to match a given system requirement (worst case bus access latency by the transmit data DMA channel).

Address: ENET\_TFWR is 400C\_0000h base + 144h offset = 400C\_0144h




## ENET\_TFWR field descriptions

Field	Description
31–9 Reserved	This read-only field is reserved and always has the value zero.
8 STRFWD	Store and forward enable 0 Disabled, the transmission start threshold is programmed in TFWR. 1 Enabled.
7–6 Reserved	This read-only field is reserved and always has the value zero.
5–0 TFWR	Transmit FIFO write If STRFWD is cleared, indicates the number of bytes written to the transmit FIFO before transmission of a frame begins. <b>NOTE:</b> If a frame with less than the threshold is written, it is still sent, independently of this threshold setting. The threshold is only relevant if the frame is larger than the threshold given.  000000 64 bytes written 000001 64 bytes written 000010 128 bytes written 000011 192 bytes written 111111 4032 bytes written

## 49.3.19 Receive Descriptor Ring Start Register (ENET\_RDSR)

RDSR points to the start of the circular receive buffer descriptor queue in external memory. This pointer must be 64-bit aligned (bits 2–0 must be zero); however, it is recommended to be 128-bit aligned (evenly divisible by 16). This register is not reset and must be initialized prior to operation.

Address: ENET\_RDSR is 400C\_0000h base + 180h offset = 400C\_0180h



## ENET\_RDSR field descriptions

Field	Description
31–3 R_DES_START	Pointer to the start of the receive buffer descriptor queue.
2–0 Reserved	This read-only field is reserved and always has the value zero.

### 49.3.20 Transmit Buffer Descriptor Ring Start Register (ENET\_TDSR)

TDSR provides a pointer to the start of the circular transmit buffer descriptor queue in external memory. This pointer must be 64-bit aligned (bits 2–0 must be zero); however, it is recommended to be 128-bit aligned (evenly divisible by 16). This register is undefined at reset and must be initialized prior to operation.

Address: ENET\_TDSR is 400C\_0000h base + 184h offset = 400C\_0184h



ENET\_TDSR field descriptions


Field	Description
31–3 X_DES_START	Pointer to the start of the transmit buffer descriptor queue.
2–0 Reserved	This read-only field is reserved and always has the value zero.

### 49.3.21 Maximum Receive Buffer Size Register (ENET\_MRBR)

The MRBR is a user-programmable register that dictates the maximum size of all receive buffers. This value should take into consideration that the receive CRC is always written into the last receive buffer. To allow one maximum size frame per buffer, MRBR must be set to RCR[MAX\_FL] or larger. To properly align the buffer, MRBR must be evenly divisible by 16. To ensure this, bits 3–0 are forced low.

To minimize bus utilization (descriptor fetches), set MRBR greater than or equal to 256 bytes. The MRBR register is undefined at reset and must be initialized by the user.

Address: ENET\_MRBR is 400C\_0000h base + 188h offset = 400C\_0188h



**ENET\_MRBR field descriptions**

Field	Description
31–14 Reserved	This read-only field is reserved and always has the value zero.
13–4 R_BUF_SIZE	Receive buffer size in bytes.
3–0 Reserved	This read-only field is reserved and always has the value zero.

**49.3.22 Receive FIFO Section Full Threshold (ENET\_RSFL)**

Address: ENET\_RSFL is 400C\_0000h base + 190h offset = 400C\_0190h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																RX_SECTION_FULL															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ENET\_RSFL field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 RX_SECTION_FULL	Value of receive FIFO section full threshold  Value, in 64-bit words, of the receive FIFO section full threshold. Clear this field to enable store and forward on the RX FIFO. When programming a value greater than 0 (cut-through operation), it must be greater than RAEM[RX_ALMOST_EMPTY].

**49.3.23 Receive FIFO Section Empty Threshold (ENET\_RSEM)**

Address: ENET\_RSEM is 400C\_0000h base + 194h offset = 400C\_0194h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																RX_SECTION_EMPTY															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ENET\_RSEM field descriptions**

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.


*Table continues on the next page...*

**ENET\_RSEM field descriptions (continued)**

Field	Description
7-0 RX_SECTION_EMPTY	Value of the receive FIFO section empty threshold Value, in 64-bit words, of the receive FIFO section empty threshold.

**49.3.24 Receive FIFO Almost Empty Threshold (ENET\_RAEM)**

Address: ENET\_RAEM is 400C\_0000h base + 198h offset = 400C\_0198h




**ENET\_RAEM field descriptions**

Field	Description
31-8 Reserved	This read-only field is reserved and always has the value zero.
7-0 RX_ALMOST_EMPTY	Value of the receive FIFO almost empty threshold Value, in 64-bit words, of the receive FIFO almost empty threshold.

**49.3.25 Receive FIFO Almost Full Threshold (ENET\_RAFL)**

Address: ENET\_RAFL is 400C\_0000h base + 19Ch offset = 400C\_019Ch




**ENET\_RAFL field descriptions**

Field	Description
31-8 Reserved	This read-only field is reserved and always has the value zero.
7-0 RX_ALMOST_FULL	Value of the receive FIFO almost full threshold Value, in 64-bit words, of the receive FIFO almost full threshold.

### 49.3.26 Transmit FIFO Section Empty Threshold (ENET\_TSEM)

Address: ENET\_TSEM is 400C\_0000h base + 1A0h offset = 400C\_01A0h




#### ENET\_TSEM field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 TX_SECTION_EMPTY	Value of the transmit FIFO section empty threshold Value, in 64-bit words, of the transmit FIFO section empty threshold.

### 49.3.27 Transmit FIFO Almost Empty Threshold (ENET\_TAEM)

Address: ENET\_TAEM is 400C\_0000h base + 1A4h offset = 400C\_01A4h




#### ENET\_TAEM field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 TX_ALMOST_EMPTY	Value of transmit FIFO almost empty threshold Value, in 64-bit words, of the transmit FIFO almost empty threshold.

### 49.3.28 Transmit FIFO Almost Full Threshold (ENET\_TAFL)

Address: ENET\_TAFL is 400C\_0000h base + 1A8h offset = 400C\_01A8h




#### ENET\_TAFL field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 TX_ALMOST_FULL	Value of the transmit FIFO almost full threshold  Value, in 64-bit words, of the transmit FIFO almost full threshold. A minimum value of six is required. A recommended value of at least 8 should be set allowing a latency of two clock cycles to the application. If more latency is required the value can be increased as necessary (latency = TAFL - 5).  <b>NOTE:</b> A FIFO overflow is a fatal error and requires a global reset on the transmit datapath or at least deassertion of ETHER_EN.

### 49.3.29 Transmit Inter-Packet Gap (ENET\_TIPG)

Address: ENET\_TIPG is 400C\_0000h base + 1ACh offset = 400C\_01ACh




#### ENET\_TIPG field descriptions

Field	Description
31–5 Reserved	This read-only field is reserved and always has the value zero.
4–0 IPG	Transmit inter-packet gap  Indicates the IPG, in bytes, between transmitted frames. Can be set between 8 and 27. If set to less than 8, the IPG is 8. If set to greater than 27, the IPG is 27.

### 49.3.30 Frame Truncation Length (ENET\_FTRL)

Address: ENET\_FTRL is 400C\_0000h base + 1B0h offset = 400C\_01B0h



#### ENET\_FTRL field descriptions


Field	Description
31–14 Reserved	This read-only field is reserved and always has the value zero.
13–0 TRUNC_FL	<p>Frame truncation length</p> <p>Indicates the value a receive frame is truncated, if it is greater than this value. Should be greater than or equal to RCR[MAX_FL].</p> <p><b>NOTE:</b> Truncation happens at TRUNC_FL. However, when truncation occurs, the application (FIFO) may receive less data, guaranteeing that it never receives more than the set limit.</p>

### 49.3.31 Transmit Accelerator Function Configuration (ENET\_TACC)

TACC controls accelerator actions when sending frames. The register can be changed before or after each frame, but it must remain unmodified during frame writes into the transmit FIFO.

The TFWR[STRFWD] bit must be set to use the checksum feature.

Address: ENET\_TACC is 400C\_0000h base + 1C0h offset = 400C\_01C0h




### ENET\_TACC field descriptions

Field	Description
31–5 Reserved	This read-only field is reserved and always has the value zero.
4 PROCHK	Enables insertion of protocol checksum.  0 Checksum not inserted. 1 If an IP frame with a known protocol is transmitted, the checksum is inserted automatically into the frame. The checksum field must be cleared. The other frames are not modified.
3 IPCHK	Enables insertion of IP header checksum.  0 Checksum is not inserted. 1 If an IP frame is transmitted, the checksum is inserted automatically. The IP header checksum field must be cleared. If a non-IP frame is transmitted the frame is not modified.
2–1 Reserved	This read-only field is reserved and always has the value zero.
0 SHIFT16	TX FIFO shift-16  0 Disabled. 1 Indicates to the transmit data FIFO, that the written frames contain two additional octets before the frame data. This means the actual frame starts at bit 16 of the first word written into the FIFO. This function allows putting the frame payload on a 32-bit boundary in memory, as the 14-byte Ethernet header is extended to a 16-byte header.

### 49.3.32 Receive Accelerator Function Configuration (ENET\_RACC)

Address: ENET\_RACC is 400C\_0000h base + 1C4h offset = 400C\_01C4h



### ENET\_RACC field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

## ENET\_RACC field descriptions (continued)

Field	Description
7 SHIFT16	<p>RX FIFO shift-16</p> <p>When this bit is set, the actual frame data starts at bit 16 of the first word read from the RX FIFO aligning the Ethernet payload on a 32-bit boundary.</p> <p><b>NOTE:</b> This function only affects the FIFO storage and has no influence on the statistics, which use the actual length of the frame received.</p> <p>0 Disabled. 1 Instructs the MAC to write two additional bytes in front of each frame received into the RX FIFO.</p>
6 LINEDIS	<p>Enable discard of frames with MAC layer errors</p> <p>0 Frames with errors are not discarded. 1 Any frame received with a CRC, length, or PHY error is automatically discarded and not forwarded to the user application interface.</p>
5–3 Reserved	<p>This read-only field is reserved and always has the value zero.</p>
2 PRODIS	<p>Enable discard of frames with wrong protocol checksum</p> <p>0 Frames with wrong checksum are not discarded. 1 If a TCP/IP, UDP/IP, or ICMP/IP frame is received that has a wrong TCP, UDP, or ICMP checksum, the frame is discarded. Discarding is only available when the RX FIFO operates in store and forward mode (RSFL cleared).</p>
1 IPDIS	<p>Enable discard of frames with wrong IPv4 header checksum.</p> <p>0 Frames with wrong IPv4 header checksum are not discarded. 1 If an IPv4 frame is received with a mismatching header checksum, the frame is discarded. IPv6 has no header checksum and is not affected by this setting. Discarding is only available when the RX FIFO operates in store and forward mode (RSFL cleared).</p>
0 PADREM	<p>Enable padding removal for short IP frames.</p> <p>0 Padding not removed. 1 Any bytes following the IP payload section of the frame are removed from the frame.</p>

### 49.3.33 Timer Control Register (ENET\_ATCR)

ATCR command bits can trigger the corresponding events directly. It is not necessary to preserve any of the configuration bits when a command bit is set in the register (no read-modify-write is required). The bits are automatically cleared after the command completes.

Address: ENET\_ATCR is 400C\_0000h base + 400h offset = 400C\_0400h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0		0	CAPTURE	0	RESTART	0	PINPER	0	PEREN	OFFRST	OFFEN	0	EN		
W	[Greyed out]	SLAVE	[Greyed out]													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ENET\_ATCR field descriptions**

Field	Description
31–14 Reserved	This read-only field is reserved and always has the value zero.
13 SLAVE	Enable timer slave mode  0 The timer is active and all configuration bits in this register are relevant. 1 The internal timer is disabled and the externally provided timer value is used. All other bits, except CAPTURE, in this register have no effect. CAPTURE can still be used to capture the current timer value.
12 Reserved	This read-only field is reserved and always has the value zero.
11 CAPTURE	Capture timer value  0 No effect. 1 The current time is captured and can be read from the ATVR register.
10 Reserved	This read-only field is reserved and always has the value zero.
9 RESTART	Reset timer  Resets the timer to zero. This has no effect on the counter enable. If the counter is enabled when this bit is set, the timer is reset to zero and starts counting from there. When set, all other bits are ignored during a write.


Table continues on the next page...

## ENET\_ATCR field descriptions (continued)

Field	Description
8 Reserved	This read-only field is reserved and always has the value zero.
7 PINPER	Enables event signal output assertion on period event. <b>NOTE:</b> Not all devices contain the event signal output. See the Chip Configuration details. 0 Disable. 1 Enable.
6–5 Reserved	This read-only field is reserved and always has the value zero.
4 PEREN	Enable periodical event 0 Disable. 1 A period event interrupt can be generated (EIR[TS_TIMER]) and the event signal output is asserted when the timer wraps around according to the periodic setting ATPER. Set the timer period value before setting this bit. <b>NOTE:</b> Not all devices contain the event signal output. See the Chip Configuration details.
3 OFFRST	Reset timer on offset event 0 The timer is not affected and no action occurs (besides clearing OFFEN) when the offset is reached. 1 If OFFEN is set, the timer resets to zero when the offset setting is reached. The offset event does not cause a timer interrupt.
2 OFFEN	Enable one-shot offset event 0 Disable. 1 The timer can be reset to zero when the given offset time is reached (offset event). The bit is cleared when the offset event is reached, so no further event occurs until the bit is set again. Set the timer offset value before setting this bit.
1 Reserved	This read-only field is reserved and always has the value zero.
0 EN	Enable timer 0 The timer stops at the current value. 1 The timer starts incrementing.

## 49.3.34 Timer Value Register (ENET\_ATVR)

Address: ENET\_ATVR is 400C\_0000h base + 404h offset = 400C\_0404h




### ENET\_ATVR field descriptions

Field	Description
31–0 ATIME	A write sets the timer. A read returns the last captured value. To read the current value, issue a capture command (set ATCR[CAPTURE]) prior to reading this register.

### 49.3.35 Timer Offset Register (ENET\_ATOFF)

Address: ENET\_ATOFF is 400C\_0000h base + 408h offset = 400C\_0408h




### ENET\_ATOFF field descriptions

Field	Description
31–0 OFFSET	Offset value for one-shot event generation. When the timer reaches the value an event can be generated to reset the counter. If the increment value in ATINC is given in true nanoseconds, this value is also given in true nanoseconds.

### 49.3.36 Timer Period Register (ENET\_ATPER)

Address: ENET\_ATPER is 400C\_0000h base + 40Ch offset = 400C\_040Ch




### ENET\_ATPER field descriptions

Field	Description
31–0 PERIOD	Value for generating periodic events. Each instance the timer reaches this value, the period event occurs and the timer restarts. If the increment value in ATINC is given in true nanoseconds, this value is also given in true nanoseconds. The value should be initialized to 1,000,000,000 ( $1 \times 10^9$ ) to represent a timer wrap around of one second. The increment value set in ATINC should be set to the true nanoseconds of the period of clock ts_clk, hence implementing a true 1 second counter.

### 49.3.37 Timer Correction Register (ENET\_ATCOR)

Address: ENET\_ATCOR is 400C\_0000h base + 410h offset = 400C\_0410h




#### ENET\_ATCOR field descriptions

Field	Description
31 Reserved	This read-only field is reserved and always has the value zero.
30–0 COR	Correction counter wrap-around value  Defines after how many timer clock cycles (ts_clk) the correction counter should be reset and trigger a correction increment on the timer. The amount of correction is defined in ATINC[INC_CORR]. A value of 0 disables the correction counter and no corrections occur.  <b>NOTE:</b> This value is given in clock cycles, not in nanoseconds as all other values.

### 49.3.38 Time-Stamping Clock Period Register (ENET\_ATINC)

Address: ENET\_ATINC is 400C\_0000h base + 414h offset = 400C\_0414h




#### ENET\_ATINC field descriptions

Field	Description
31–15 Reserved	This read-only field is reserved and always has the value zero.
14–8 INC_CORR	Correction increment value  This value is added every time the correction timer expires (every clock cycle given in ATCOR). A value smaller than INC slows the timer, while a value larger than INC speeds the timer.
7 Reserved	This read-only field is reserved and always has the value zero.
6–0 INC	Clock period of the timestamping clock (ts_clk) in nanoseconds  The timer increments by this amount each clock cycle. For example, set to 10 for 100 MHz, 8 for 125 MHz, 5 for 200 MHz.  <b>NOTE:</b> For highest precision, use a value that is an integer fraction of the period set in ATPER.

### 49.3.39 Timestamp of Last Transmitted Frame (ENET\_ATSTMP)

Address: ENET\_ATSTMP is 400C\_0000h base + 418h offset = 400C\_0418h




#### ENET\_ATSTMP field descriptions

Field	Description
31–0 TIMESTAMP	Timestamp of the last frame transmitted by the core that had TxBD[TS] set . This register is only valid when EIR[TS_AVAIL] is set.

### 49.3.40 Timer Global Status Register (ENET\_TGSR)

Address: ENET\_TGSR is 400C\_0000h base + 604h offset = 400C\_0604h



#### ENET\_TGSR field descriptions

Field	Description
31–4 Reserved	This read-only field is reserved and always has the value zero.
3 TF3	Copy of Timer Flag for channel 3 0 Timer Flag for Channel 3 is clear 1 Timer Flag for Channel 3 is set
2 TF2	Copy of Timer Flag for channel 2 0 Timer Flag for Channel 2 is clear 1 Timer Flag for Channel 2 is set
1 TF1	Copy of Timer Flag for channel 1

Table continues on the next page...

## ENET\_TGSR field descriptions (continued)

Field	Description
	0 Timer Flag for Channel 1 is clear 1 Timer Flag for Channel 1 is set
0 TF0	Copy of Timer Flag for channel 0  0 Timer Flag for Channel 0 is clear 1 Timer Flag for Channel 0 is set

## 49.3.41 Timer Control Status Register (ENET\_TCSRn)

Addresses: ENET\_TCSR0 is 400C\_0000h base + 608h offset = 400C\_0608h

ENET\_TCSR1 is 400C\_0000h base + 610h offset = 400C\_0610h

ENET\_TCSR2 is 400C\_0000h base + 618h offset = 400C\_0618h

ENET\_TCSR3 is 400C\_0000h base + 620h offset = 400C\_0620h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								TF		TMODE				0	TDRE
W									w1c	TIE						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## ENET\_TCSRn field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 TF	Timer Flag  Sets when input capture or output compare occurs. This flag is double buffered between the module clock and 1588 clock domains. Clear the flag by writing a logic one to this bit when it is set.  0 Input Capture or Output Compare has not occurred 1 Input Capture or Output Compare has occurred
6 TIE	Timer interrupt enable  0 Interrupt is disabled 1 Interrupt is enabled

Table continues on the next page...



## ENET\_TCCRn field descriptions

Field	Description
31–0 TCC	<p>Timer Capture Compare</p> <p>This register is double buffered between the module clock and 1588 clock domains.</p> <p>When configured for compare, 1588 clock domain updates with the value in the module clock domain whenever the Timer Channel is first enabled and on each subsequent compare. Write to this register with the first compare value before enabling the Timer Channel. When the Timer Channel is enabled, write the second compare value either immediately or at least before the first compare occurs. After each compare, write the next compare value before the previous compare occurs and before clearing the Timer Flag.</p> <p>The compare occurs one 1588 clock cycle after the IEEE 1588 Counter increments past the compare value in the 1588 clock domain. If the compare value is less than the value of the 1588 Counter when the Timer Channel is first enabled, then the compare does not occur until following the next overflow of the 1588 Counter. If the compare value is greater than the IEEE 1588 Counter when the 1588 Counter overflows, or the compare value is less than the value of the IEEE 1588 Counter after the overflow, then the compare occurs one 1588 clock cycle following the overflow.</p> <p>When configured for Capture, the value of the IEEE 1588 Counter is captured into the 1588 clock domain and then updated into the module clock domain provided the Timer Flag is clear. Always read the capture value before clearing the Timer Flag.</p>

### 49.3.43 Statistic Event Counters

The following table shows the locations of the statistic event counters in the module's memory map. Definitions of these registers can be found in IETF RFC 2819, *Remote Network Monitoring Management Information Base*.

#### NOTE

All counters are 32-bit wide with the top 16 bits reserved/ignored except for the following:

- RMON\_T\_OCTETS
- IEEE\_T\_OCTETS\_OK
- RMON\_R\_OCTETS
- IEEE\_R\_OCTETS\_OK

**Table 49-54. Statistic Event Counters Memory Map**

Address offset from ENET base address	Register
0x200	Count of frames not counted correctly (RMON_T_DROP). <b>NOTE:</b> Counter not implemented (read 0 always) as not applicable.
0x204	RMON Tx packet count (RMON_T_PACKETS)
0x208	RMON Tx Broadcast Packets (RMON_T_BC_PKT)
0x20C	RMON Tx Multicast Packets (RMON_T_MC_PKT)

Table continues on the next page...

Table 49-54. Statistic Event Counters Memory Map (continued)

Address offset from ENET base address	Register
0x210	RMON Tx Packets w CRC/Align error (RMON_T_CRC_ALIGN)
0x214	RMON Tx Packets < 64 bytes, good CRC (RMON_T_UNDERSIZE)
0x218	RMON Tx Packets > MAX_FL bytes, good CRC (RMON_T_OVERSIZE)
0x21C	RMON Tx Packets < 64 bytes, bad CRC (RMON_T_FRAG)
0x220	RMON Tx Packets > MAX_FL bytes, bad CRC (RMON_T_JAB)
0x224	RMON Tx collision count (RMON_T_COL)
0x228	RMON Tx 64 byte packets (RMON_T_P64)
0x22C	RMON Tx 65 to 127 byte packets (RMON_T_P65TO127n)
0x230	RMON Tx 128 to 255 byte packets (RMON_T_P128TO255n)
0x234	RMON Tx 256 to 511 byte packets (RMON_T_P256TO511)
0x238	RMON Tx 512 to 1023 byte packets (RMON_T_P512TO1023)
0x23C	RMON Tx 1024 to 2047 byte packets (RMON_T_P1024TO2047)
0x240	RMON Tx packets w > 2048 bytes (RMON_T_P_GTE2048)
0x244	RMON Tx Octets (RMON_T_OCTETS)
0x248	Count of frames not counted correctly (IEEE_T_DROP). <b>NOTE:</b> Counter not implemented (read 0 always) as not applicable.
0x24C	Frames Transmitted OK (IEEE_T_FRAME_OK)
0x250	Frames Transmitted with Single Collision (IEEE_T_1COL)
0x254	Frames Transmitted with Multiple Collisions (IEEE_T_MCOL)
0x258	Frames Transmitted after Deferral Delay (IEEE_T_DEF)
0x25C	Frames Transmitted with Late Collision (IEEE_T_LCOL)
0x260	Frames Transmitted with Excessive Collisions (IEEE_T_EXCOL)
0x264	Frames Transmitted with Tx FIFO Underrun (IEEE_T_MACERR)
0x268	Frames Transmitted with Carrier Sense Error (IEEE_T_CSERR)
0x26C	Frames Transmitted with SQE Error (IEEE_T_SQE). <b>NOTE:</b> Counter not implemented (read 0 always) as no SQE information is available.
0x270	Flow Control Pause frames transmitted (IEEE_T_FDXFC)

Table continues on the next page...

Table 49-54. Statistic Event Counters Memory Map (continued)

Address offset from ENET base address	Register
0x274	Octet count for Frames Transmitted w/o Error (IEEE_T_OCTETS_OK).  <b>NOTE:</b> Counts total octets (includes header and FCS fields).
0x284	RMON Rx packet count (RMON_R_PACKETS)
0x288	RMON Rx Broadcast Packets (RMON_R_BC_PKT)
0x28C	RMON Rx Multicast Packets (RMON_R_MC_PKT)
0x290	RMON Rx Packets w CRC/Align error (RMON_R_CRC_ALIGN)
0x294	RMON Rx Packets < 64 bytes, good CRC (RMON_R_UNDERSIZE)
0x298	RMON Rx Packets > MAX_FL, good CRC (RMON_R_OVERSIZE)
0x29C	RMON Rx Packets < 64 bytes, bad CRC (RMON_R_FRAG)
0x2A0	RMON Rx Packets > MAX_FL bytes, bad CRC (RMON_R_JAB)
0x2A4	Reserved (RMON_R_RESVD_0)
0x2A8	RMON Rx 64 byte packets (RMON_R_P64)
0x2AC	RMON Rx 65 to 127 byte packets (RMON_R_P65TO127)
0x2B0	RMON Rx 128 to 255 byte packets (RMON_R_P128TO255)
0x2B4	RMON Rx 256 to 511 byte packets (RMON_R_P256TO511)
0x2B8	RMON Rx 512 to 1023 byte packets (RMON_R_P512TO1023)
0x2BC	RMON Rx 1024 to 2047 byte packets (RMON_R_P1024TO2047)
0x2C0	RMON Rx packets w > 2048 bytes (RMON_R_P_GTE2048)
0x2C4	RMON Rx Octets (RMON_R_OCTETS)
0x2C8	Count of frames not counted correctly (IEEE_R_DROP).  <b>NOTE:</b> Counter increments if a frame with invalid/missing SFD character is detected and has been dropped. None of the other counters increments if this counter increments.
0x2CC	Frames Received OK (IEEE_R_FRAME_OK)
0x2D0	Frames Received with CRC Error (IEEE_R_CRC)
0x2D4	Frames Received with Alignment Error (IEEE_R_ALIGN)
0x2D7	Receive Fifo Overflow count (IEEE_R_MACERR)
0x2DC	Flow Control Pause frames received (IEEE_R_FDXFC)

Table continues on the next page...

**Table 49-54. Statistic Event Counters Memory Map (continued)**

Address offset from ENET base address	Register
0x2E0	Octet count for Frames Rcvd w/o Error (IEEE_R_OCTETS_OK). Counts total octets (includes header and FCS fields)

## 49.4 Functional Description

The following sections describe functional details of the MAC-NET core.


### 49.4.1 Ethernet MAC Frame Formats

The IEEE 802.3 standard defines the Ethernet frame format as follows:

- Minimum length of 64 bytes
- Maximum length of 1518 bytes, excluding the preamble and the SFD bytes


An Ethernet frame consists of the following fields:

- Seven bytes preamble
- Start frame delimiter (SFD)
- Two address fields
- Length or type field
- Data field
- Frame check sequence (CRC value)



**Figure 49-52. MAC Frame Format Overview**

Optionally, MAC frames can be VLAN-tagged with an additional four-byte field inserted between the MAC source address and the type/length field. VLAN tagging is defined by the IEEE P802.1q specification. VLAN-tagged frames have a maximum length of 1522 bytes, excluding the preamble and the SFD bytes.



**Figure 49-53. VLAN-Tagged MAC Frame Format Overview**

**Table 49-55. MAC Frame definition**

Term	Description
Frame length	Defines the length, in octets, of the complete frame without preamble and SFD. A frame has a valid length if it contains at least 64 octets and does not exceed the programmed maximum length (typical 1518).
Payload length	The length/type field indicates the length of the frame's payload section. The most significant byte is sent/received first. <ul style="list-style-type: none"> <li>If the length/type field is set to a value less than 46, the payload is padded so that the minimum frame length requirement (64 bytes) is met. For VLAN-tagged frames, a value less than 42 indicates a padded frame.</li> <li>If the length/type field is set to a value larger than the programmed frame maximum length (e.g. 1518) it is interpreted as a type field.</li> </ul>
Destination and source address	48-bit MAC addresses. The least significant byte is sent/received first and the first two least significant bits of the MAC address distinguish MAC frames as detailed in <a href="#">MAC Address Check</a> .

### Note

Although the IEEE specification defines a maximum frame length, the MAC core provides the flexibility to program any value for the frame maximum length.

#### 49.4.1.1 Pause Frames

The receiving device generates a pause frame to indicate a congestion to the emitting device, which should stop sending data.

## Functional Description

Pause frames are indicated by the length/type set to 0x8808. The two first bytes of a pause frame following the type, defines a 16-bit opcode field set to 0x0001 always. A 16-bit pause quanta is defined in the frame payload bytes 2 (P1) and 3 (P2) as defined in the following table. The P1 pause quanta byte is the most significant.

**Table 49-56. Pause Frame Format (Values in Hex)**

1	2	3	4	5	6	7	8	9	10	11	12	13	14
55	55	55	55	55	55	55	D5	01	80	C2	00	00	01
Preamble							SFD	Multicast Destination Address					
15	16	17	18	19	20	21	22	23	24	25	26	27–68	
00	00	00	00	00	00	88	08	00	01	hi	lo	00	
Source Address							Type	Opcode		P1	P2	pad (42)	
69	70	71	72										
26	6B	AE	0A										
CRC-32													

There is no payload length field found within a pause frame and a pause frame is always padded with 42 bytes (0x00).

If a pause frame with a pause value greater zero (XOFF condition) is received, the MAC stops transmitting data as soon the current frame transfer is completed. The MAC stops transmitting data for the value defined in pause quanta. One pause quanta fraction refers to 512 bit times.

If a pause frame with a pause value of zero (XON condition) is received, the transmitter is allowed to send data immediately (see [Full Duplex Flow Control Operation](#) for details).

### 49.4.1.2 Magic Packets

A magic packet is a unicast, multicast, or broadcast packet, which carries a defined sequence in the payload section.

Magic packets are received and inspected only under specific conditions as described in [Magic Packet Detection](#).

The defined sequence to decode a magic packet is formed with a synchronization stream (six consecutive 0xFF bytes) followed by sequence of sixteen consecutive unicast MAC addresses of the node to be awakened.

The sequence can be located anywhere in the magic packet payload and the magic packet is formed with standard Ethernet header and optional padding and CRC.

## 49.4.2 IP and Higher Layers Frame Format

The following sections use the term datagram to describe the protocol specific data unit that is found within the payload section of its container entity.

For example, an IP datagram specifies the payload section of an Ethernet frame. A TCP datagram specifies the payload section within an IP datagram.

### 49.4.2.1 Ethernet Types

IP datagrams are carried in the payload section of an Ethernet frame. The Ethernet frame type/length field discriminates several datagram types.

The following table lists the types of interest:

**Table 49-57. Ethernet Type Value Examples**

Type	Description
0x8100	VLAN-tagged frame. The actual type is found 4 octets later in the frame
0x0800	IP
0x0806	ARP
0x86DD	IPv6

### 49.4.2.2 IPv4 Datagram Format

The following figure shows the IP Version 4 (IPv4) header, which is located at the beginning of an IP datagram. It is organized in 32-bit words. The first byte sent/received is the leftmost byte of the first word (i.e. version/IHL field).

The IP header can contain further options, which are always padded if necessary to guarantee the payload following the header is aligned to a 32-bit boundary.

The IP header is followed by the payload immediately, which can contain further protocol headers (e.g., TCP or UDP as indicated by the protocol field value). The complete IP datagram is transported in the payload section of an Ethernet frame.

**Table 49-58. IPv4 Header Format**

3 3 2 2	2 2 2 2	2 2 2 2	1 1 1 1	1 1 1 1	1 1 9 8	7 6 5 4	3 2 1 0
1 0 9 8	7 6 5 4	3 2 1 0	9 8 7 6	5 4 3 2	1 0		
Version	IHL	TOS	Length				

*Table continues on the next page...*

**Table 49-58. IPv4 Header Format (continued)**

Fragment ID		Flags	Fragment offset
TTL	Protocol	Header checksum	
Source Address			
Destination Address			
Options			


**Table 49-59. IPv4 Header Fields**

Field Name	Description
Version	4-bit IP version information. 0x4 for IPv4 frames.
IHL	4-bit internet header length information. Determines number of 32-bit words found within the IP header. If no options are present, the default value is 0x5.
TOS	Type of service/DiffServ field
Length	Total length of the datagram in bytes, including all octets of header and payload
Fragment ID, flags, fragment offset	Fields used for IP fragmentation
TTL	Time-to-live. If zero, datagram must be discarded
Protocol	Protocol identifier of protocol that follows in the datagram
Header checksum	Checksum over all IP header fields
Source address	Source IP address
Destination address	Destination IP address

### 49.4.2.3 IPv6 Datagram Format

The following figure shows the IP version 6 (IPv6) header, which is located at the beginning of an IP datagram. It is organized in 32-bit words and has a fixed length of ten words (40 bytes). The next header field identifies the type of the header to follow the IPv6 header. It is defined identical to the protocol identifier within IPv4 with new definitions for identifying extension headers, which can be inserted between the IPv6 header and the protocol header, shifting the protocol header accordingly. The accelerator currently only supports IPv6 without extension headers (i.e. next header identifies TCP, UDP, or ICMP protocol).

The first byte sent/received is the leftmost byte of the first word (i.e. version/traffic class fields).



**Figure 49-54. IPv6 Header Format**

**Table 49-60. IPv6 Header Fields**

Field Name	Description
Version	4-bit IP version information. 0x6 for all IPv6 frames
Traffic class	8-bit field defining the traffic class
Flow label	20-bit flow label identifying frames of the same flow
Payload length	16-bit length of the datagram payload in bytes. It includes all octets following the IPv6 header.
Next header	Identifies the header that follows the IPv6 header. This can be the protocol header or any IPv6 defined extension header.
Hop limit	Hop counter, decremented by one by each station that forwards the frame. If hop limit is 0 the frame must be discarded.
Source address	128-bit IPv6 source address
Destination address	128-bit IPv6 destination address

### 49.4.2.4 Internet Control Message Protocol (ICMP) Datagram Format

Following the IP header, an internet control message protocol (ICMP) datagram is found when the protocol identifier is 1. The ICMP datagram has a four octet header followed by additional message data.

**Table 49-61. ICMP Header Format**

3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
Type				Code								Checksum																			
ICMP message data																															

**Table 49-62. IP Header Fields**

Field Name	Description
Type	8-bit type information

*Table continues on the next page...*

**Table 49-62. IP Header Fields (continued)**

Field Name	Description
Code	8-bit code that is related to the message type
Checksum	16-bit one's complement checksum over the complete ICMP datagram

### 49.4.2.5 User Datagram Protocol (UDP) Datagram Format

Following the IP header, a user datagram protocol header is found when the protocol identifier is 17.

Following the UDP header is the payload of the datagram. The header byte order follows the conventions given for the IP header above.

**Table 49-63. UDP Header Format**

3 3 2 2	2 2 2 2	2 2 2 2	1 1 1 1	1 1 1 1	1 1 9 8	7 6 5 4	3 2 1 0
1 0 9 8	7 6 5 4	3 2 1 0	9 8 7 6	5 4 3 2	1 0 9 8	7 6 5 4	3 2 1 0
Source Port				Destination Port			
Length				Checksum			

**Table 49-64. UDP Header Fields**

Field Name	Description
Source port	Source application port
Destination port	Destination application port
Length	Length of user data which follows immediately the header including the UDP header. That is, the minimum value is 8.
Checksum	Checksum over the complete datagram and some IP header information

### 49.4.2.6 TCP Datagram Format

Following the IP Header, a TCP header is found when the protocol identifier has a value of 6.

The TCP payload immediately follows the TCP header.

**Table 49-65. TCP Header Format**

3 3 2 2	2 2 2 2	2 2 2 2	1 1 1 1	1 1 1 1	1 1 9 8	7 6 5 4	3 2 1 0
1 0 9 8	7 6 5 4	3 2 1 0	9 8 7 6	5 4 3 2	1 0 9 8	7 6 5 4	3 2 1 0
Source port				Destination port			

*Table continues on the next page...*

**Table 49-65. TCP Header Format (continued)**

Sequence number										
Acknowledgement number										
Offset								Flags	Window	
Checksum							Urgent pointer			
Options										

**Table 49-66. TCP Header Fields**

Field Name	Description
Source port	Source application port
Destination port	Destination application port
Sequence number	Transmit sequence number
Ack. number	Receive sequence number
Offset	Data offset. Number of 32-bit words within the TCP header. If no options, a value of 5.
Flags	URG, ACK, PSH, RST, SYN, FIN flags
Window	TCP receive window size information
Checksum	Checksum over the complete datagram (TCP header and data) and IP header information
Options	Additional 32-bit words for protocol options

### 49.4.3 IEEE 1588 Message Formats

The following sections describe the IEEE 1588 message formats.

#### 49.4.3.1 Transport Encapsulation

The precision time protocol (PTP) datagrams are encapsulated in Ethernet frames using the UDP/IP transport mechanism, or optionally, with the newer 1588v2 directly in Ethernet frames (layer 2).

Typically, multicast addresses are used to allow efficient distribution of the synchronization messages.

##### 49.4.3.1.1 UDP/IP

The 1588 messages (v1 and v2) can be transported using UDP/IP multicast messages.

The following IP multicast groups are defined for PTP. The table also shows their respective MAC layer multicast address mapping according to RFC 1112 (last three octets of IP follow the fixed value of 01-00-5E).

**Table 49-67. UDP/IP Multicast Domains**

Name	IP Address	MAC Address mapping
DefaultPTPdomain	224.0.1.129	01-00-5E-00-01-81
AlternatePTPdomain1	224.0.1.130	01-00-5E-00-01-82
AlternatePTPdomain2	224.0.1.131	01-00-5E-00-01-83
AlternatePTPdomain3	224.0.1.132	01-00-5E-00-01-84

**Table 49-68. UDP Port Numbers**

Message Type	UDP Port	Note
Event	319	Used for SYNC and DELAY_REQUEST messages
General	320	All other messages (e.g., follow-up, delay-response)

#### 49.4.3.1.2 Native Ethernet (PTPv2)

In addition to using UDP/IP frames, IEEE 1588v2 defines a native Ethernet frame format that uses ethertype = 0x88F7. The payload of the Ethernet frame immediately contains the PTP datagram, starting with the PTPv2 header.

Besides others, version 2 adds a peer delay mechanism to allow delay measurements between individual point-to-point links along a path over multiple nodes. The following multicast domains are additionally defined in PTPv2.

**Table 49-69. PTPv2 Multicast Domains**

Name	MAC Address
Normal messages	01-1B-19-00-00-00
Peer delay messages	01-80-C2-00-00-0E

#### 49.4.3.2 PTP Header

All PTP frames contain a common header, which determines the protocol version and the type of message, which defines the further content of the message.

All multi-octet fields are transmitted in big-endian order (the most significant byte is transmitted/received first).

The version field's (versionPTP) last four bits are at the same position (i.e. second byte) for PTPv1 and PTPv2 headers, allowing a correct identification by inspecting the first two bytes of the message.

#### 49.4.3.2.1 PTPv1 Header

**Table 49-70. Common PTPv1 Message Header**

Offset	Octets	Bits							
		7	6	5	4	3	2	1	0
0	2	versionPTP = 0x0001							
2	2	versionNetwork							
4	16	subdomain							
20	1	messageType							
21	1	sourceCommunicationTechnology							
22	6	sourceUuid							
28	2	sourcePortId							
30	2	sequenceId							
32	1	control							
33	1	0x00							
34	2	flags							
36	4	reserved							

The type of message is encoded in the messageType and control fields as follows:

**Table 49-71. PTPv1 Message Type Identification**

messageType	control	Message Name	Message
0x01	0x0	SYNC	Event message
0x01	0x1	DELAY_REQ	Event message
0x02	0x2	FOLLOW_UP	General message
0x02	0x3	DELAY_RESP	General message
0x02	0x4	MANAGEMENT	General message
other	other	—	Reserved

The field sequenceId is used to non-ambiguously identify a message.

## 49.4.3.2.2 PTPv2 Header

Table 49-72. Common PTPv2 message Header

Offset	Octets	Bits							
		7	6	5	4	3	2	1	0
0	1	transportSpecific				messageId			
1	1	reserved				versionPTP = 0x2			
2	2	messageLength							
4	1	domainNumber							
5	1	reserved							
6	2	flags							
8	8	correctionField							
16	4	reserved							
20	10	sourcePortIdentity							
30	2	sequenceId							
32	1	control							
33	1	logMeanMessageInterval							

The type of message is encoded in the field messageId as follows:

Table 49-73. PTPv2 Message Type Identification

messageId	Message Name	Message
0x0	SYNC	Event message
0x1	DELAY_REQ	Event message
0x2	PATH_DELAY_REQ	Event message
0x3	PATH_DELAY_RESP	Event message
0x4–0x7	—	reserved
0x8	FOLLOW_UP	General message
0x9	DELAY_RESP	General message
0xa	PATH_DELAY_FOLLOW_UP	General message
0xb	ANNOUNCE	General message
0xc	SIGNALING	General message
0xd	MANAGEMENT	General message

The PTPv2 flags field contains further details on the type of message, especially if one-step or two-step implementations are used. The one- or two-step implementation is controlled by the TWO\_STEP bit in the first octet of the flags field as shown below. Reserved bits are cleared (false).

**Table 49-74. PTPv2 Message Flags Field Definitions**

Bit	Name	Description
0	ALTERNATE_MASTER	See IEEE 1588 Clause 17.4
1	TWO_STEP	1 Two-step clock 0 One-step clock
2	UNICAST	1 Transport layer address uses a unicast destination address 0 Multicast is used
3	—	Reserved
4	—	Reserved
5	Profile specific	
6	Profile specific	
7	—	Reserved


#### 49.4.4 MAC Receive

The MAC receive engine performs the following tasks:

- Check frame framing
- Remove frame preamble and frame SFD field
- Frame discarding based on frame destination address field
- Terminate pause frames
- Check frame length
- Remove payload padding if it exists
- Calculate and verify CRC-32
- Write received frames in the core receive FIFO

If the MAC is programmed to operate in half duplex mode, the MAC performs the following additional action:

- Check if the frame is received with a collision



**Figure 49-55. MAC Receive Flow**

#### 49.4.4.1 Collision Detection in Half Duplex Mode

If the packet is received with a collision detected during reception of the first 64 bytes, the packet is discarded (if frame size was less than ~14 octets) or transmitted to the user application with an error and RxBD[CE] set.

#### 49.4.4.2 Preamble Processing

The IEEE 802.3 standard allows a maximum size of 56 bits (seven bytes) for the preamble, while the MAC core allows any arbitrary preamble length.

The MAC core checks for the start frame delimiter (SFD) byte. If the next byte of the preamble, which is different from 0x55, is not 0xD5, the frame is discarded.

Although the IEEE specification specifies that frames should be separated by at least 96 bits (inter-packet gap), the MAC core is designed to accept frames only separated by 64 MII (10/100 Mbps operation) bits.

The MAC core removes the preamble and SFD bytes.

### 49.4.4.3 MAC Address Check

The destination address bit 0 differentiates between multicast and unicast addresses.

- If bit 0 is 0, the MAC address is an individual (unicast) address
- If bit 0 is 1, the MAC address defines a group (multicast) address
- If all 48 bits of the MAC address are set, it indicates a broadcast address

#### 49.4.4.3.1 Unicast Address Check

If a unicast address is received, the destination MAC address is compared to the node MAC address programmed by the host in the PADDR1/2 registers.

If the destination address matches any of the programmed MAC addresses, the frame is accepted.

If promiscuous mode is enabled (RCR[PROM] = 1) no address checking is performed and all unicast frames are accepted.

#### 49.4.4.3.2 Multicast and Unicast Address Resolution

The hash table algorithm used in the group and individual hash filtering operates as follows. The 48-bit destination address is mapped into one of 64 bits, represented by 64 bits in ENET $n$ \_GAUR/GALR (group address hash match) or ENET $n$ \_IAUR/IALR (individual address hash match). This mapping is performed by passing the 48-bit address through the on-chip 32-bit CRC generator and selecting the six most significant bits of the CRC-encoded result to generate a number between 0 and 63. The msb of the CRC result selects ENET $n$ \_GAUR (msb = 1) or ENET $n$ \_GALR (msb = 0). The five lsbs of the hash result select the bit within the selected register. If the CRC generator selects a bit set in the hash table, the frame is accepted; else, it is rejected.

For example, if eight group addresses are stored in the hash table and random group addresses are received, the hash table prevents roughly 56/64 (or 87.5%) of the group address frames from reaching memory. Those that do reach memory must be further filtered by the processor to determine if they truly contain one of the eight desired addresses.

The effectiveness of the hash table declines as the number of addresses increases.

The user must initialize the hash table registers. Use this CRC32 polynomial to compute the hash:

- $FCS(x) = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x^1 + 1$

If promiscuous mode is enabled ( $ENETn\_RCR[PROM] = 1$ ) all unicast and multicast frames are accepted regardless of  $ENETn\_GAUR/GALR$  and  $ENETn\_IAUR/IALR$  settings.

#### 49.4.4.3.3 Broadcast Address Reject

All broadcast frames are accepted if  $BC\_REJ$  is cleared or  $ENETn\_RCR[PROM]$  is set. If  $PROM$  is cleared when  $ENETn\_RCR[BC\_REJ]$  is set, all broadcast frames are rejected.

**Table 49-75. Broadcast Address Reject Programming**

PROM	BC_REJ	Broadcast Frames
0	0	Accepted
0	1	Rejected
1	0	Accepted
1	1	Accepted

#### 49.4.4.3.4 Miss-Bit Implementation

For higher layer filtering purposes,  $RxBD[M]$  indicates an address miss when the MAC operates in promiscuous mode and accepted a frame that would otherwise be rejected.

If a group/individual hash or exact match does not occur and promiscuous mode is enabled ( $RCR[PROM] = 1$ ), the frame is accepted and the  $M$  bit is set in the buffer descriptor; otherwise, the frame is rejected.

This means the status bit is set in any of the following conditions during promiscuous mode:

- A broadcast frame is received when  $BC\_REJ$  is set.
- A unicast is received that does not match either of:
  - Node address ( $PALR[PADDR1]$  and  $PAUR[PADDR2]$ )
  - Hash table for unicast ( $IAUR[IADDR1]$  and  $IALR[IADDR2]$ )
- A multicast is received that does not match the  $GAUR[GADDR1]$  and  $GALR[GADDR2]$  hash table entries

#### 49.4.4.4 Frame Length/Type Verification: Payload Length Check

If the length/type is less than 0x600 and NLC is set, the MAC checks the payload length and reports any error in the frame status word and interrupt bit PLR.

If the length/type is greater than or equal to 0x600, the MAC interprets the field as a type and no payload length check is performed.

The length check is performed on VLAN and stacked VLAN frames. If a padded frame is received, no length check can be performed due to the extended frame payload (i.e. padded frames can never have a payload length error).

#### 49.4.4.5 Frame Length/Type Verification: Frame Length Check

When the receive frame length exceeds MAX\_FL bytes, the BABR interrupt is generated and the RxBBD[LG] bit is set.

The frame is not truncated unless the frame length exceeds the value programmed in ENET $n$ \_FTRL[TRUNC\_FL]. If the frame is truncated, RxBBD[TR] is set. In addition, a truncated frame always has the CRC error indication set (RxBBD[CR]).

#### 49.4.4.6 VLAN Frames Processing

VLAN frames have a length/type field set to 0x8100 immediately followed by a 16-Bit VLAN control information field.

VLAN-tagged frames are received as normal frames (the VLAN tag is not interpreted by the MAC function) and are completely (including the VLAN tag) pushed to the user application. If the length/type field of the VLAN-tagged frame, which is found four octets later in the frame, is less than 42, the padding is removed. In addition, the frame status word (RxBBD[NO]) indicates that the current frame is VLAN tagged.

#### 49.4.4.7 Pause Frame Termination

The receive engine terminates pause frames and they are not transferred to the receive FIFO. The quanta is extracted and sent to the MAC transmit path via a small internal clock rate decoupling asynchronous FIFO.

The quanta is written only if a correct CRC and frame length are detected by the control state machine. If not, the quanta is discarded and the MAC transmit path is not paused.

Good pause frames are ignored if ENET $n$ \_RCR[FCE] is cleared and are forwarded to the client interface when ENET $n$ \_RCR[PAUFWD] is set.

#### 49.4.4.8 CRC Check

The CRC-32 field is checked and forwarded to the core FIFO interface if ENET $n$ \_RCR[CRCFWD] is cleared and ENET $n$ \_RCR[PADEN] is set.

When CRCFWD is set (regardless of PADEN), the CRC-32 field is checked and terminated (not transmitted to the FIFO).

The CRC polynomial, as specified in the 802.3 standard, is:

- $FCS(x) = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x^1 + 1$

The 32 bits of the CRC value are placed in the frame check sequence (FCS) field with the  $x^{31}$  term as right-most bit of the first octet. The CRC bits are thus received in the following order:  $x^{31}, x^{30}, \dots, x^1, x^0$ .

If a CRC error is detected, the frame is marked invalid and RxBD[CR] is set.

#### 49.4.4.9 Frame Padding Removal

When a frame is received with a payload length field set to less than 46 (42 for VLAN-tagged frames and 38 for frames with stacked VLANs), the zero padding can be removed before the frame is written into the data FIFO depending on the setting of ENET $n$ \_RCR[PADEN].

##### Note

If a frame is received with excess padding (i.e. the length field is set as mentioned above, but the frame has more than 64 octets) and padding removal is enabled, the padding is removed as normal and no error is reported if the frame is otherwise correct (e.g. good CRC, less than maximum length, and no other error).

#### 49.4.5 MAC Transmit


Frame transmission starts when the transmit FIFO holds enough data.

Once a transfer starts, the MAC transmit function performs the following tasks:

- Generates preamble and SFD field before frame transmission
- Generates XOFF pause frames if the receive FIFO reports a congestion or if ENET $n$ \_TCR[TFC\_PAUSE] is set with ENET $n$ \_OPD[PAUSE\_DUR] set to a non-zero value
- Generates XON pause frames if the receive FIFO congestion condition is cleared or if TFC\_PAUSE is set with PAUSE\_DUR cleared
- Suspends Ethernet frame transfer (XOFF) if a non-zero pause quanta is received from the MAC receive path
- Adds padding to the frame if required
- Calculates and appends CRC-32 to the transmitted frame
- Send frame with correct inter-packet gap (IPG) (deferring)

When the MAC is configured to operate in half duplex mode, the following additional tasks are performed:

- Collision detection
- Frame retransmit after back-off timer expires



**Figure 49-56. Frame Transmit Overview**

### 49.4.5.1 Frame Payload Padding

The IEEE specification defines a minimum frame length of 64 bytes.

If the frame sent to the MAC from the user application has a size smaller than 60 bytes, the MAC automatically adds padding bytes (0x00) to comply with the Ethernet minimum frame length specification. Transmit padding is always performed and cannot be disabled.

If the MAC is not allowed to append a CRC ( $\text{TxBD}[\text{TC}] = 1$ ), the user application is responsible for providing frames with a minimum length of 64 octets.

### 49.4.5.2 MAC Address Insertion

On each frame received from the core transmit FIFO interface, the source MAC address is either:

- Replaced by the address programmed in the PADDR1/2 fields ( $\text{ENET}_n\text{-TCR}[\text{ADDINS}] = 1$ )
- Transparently forwarded to the Ethernet line ( $\text{ENET}_n\text{-TCR}[\text{ADDINS}] = 0$ )

### 49.4.5.3 CRC-32 generation

The CRC-32 field is optionally generated and appended at the end of a frame.

The CRC polynomial, as specified in the 802.3 standard, is:

- $\text{FCS}(x) = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x^1 + 1$

The 32 bits of the CRC value are placed in the FCS field so that the  $x^{31}$  term is the right-most bit of the first octet. The CRC bits are thus transmitted in the following order:  $x^{31}$ ,  $x^{30}, \dots, x^1, x^0$ .

### 49.4.5.4 Inter-Packet Gap

In full duplex mode, after frame transmission and before transmission of a new frame, an inter-packet gap (programmed in  $\text{ENET}_n\text{-TIPG}$ ) is maintained. The minimum IPG can be programmed between 8 and 27 byte-times (64 and 216 bit-times).

In half duplex mode, the core constantly monitors the line. Actual transmission of the data onto the network occurs only if it has been idle for a 96-bit time period and any back-off time requirements have been satisfied. In accordance with the standard, the core begins to measure the IPG from  $\text{MII\_CRS}$  de-assertion.

### 49.4.5.5 Collision Detection and Handling — Half Duplex Operation Only

A collision occurs on a half-duplex network when concurrent transmissions from two or more nodes take place. During transmission, the core monitors the line condition and detects a collision when the PHY device asserts MII\_COL.

When the core detects a collision while transmitting, it stops transmission of the data and transmits a 32-bit jam pattern. If the collision is detected during the preamble or the SFD transmission, the jam pattern is transmitted after completing the SFD, which results in a minimum 96-bit fragment. The jam pattern is a fixed pattern that is not compared to the actual frame CRC and has a very low probability (0.532) of having a jam pattern identical to the CRC.

If a collision occurs before transmission of 64 bytes (including preamble and SFD), the MAC core waits for the back-off period and retransmits the packet data (stored in a 64-byte re-transmit buffer) already sent on the line. The backoff period is generated from a pseudo-random process (truncated binary exponential backoff).

If a collision occurs after transmission of 64 bytes (including preamble and SFD), the MAC discards the remainder of the frame, optionally sets the LC interrupt bit, and sets TxBD[LCE].




Figure 49-57. Packet Re-Transmit Overview

The back-off time is represented by an integer multiple of slot times (one slot is equal to a 512-bit time period). The number of the delay slot times, before the  $n^{\text{th}}$  re-transmission attempt, is chosen as a uniformly-distributed random integer in the range:

- $0 < r < 2^k$
- $k = \min(n, N)$ ; where  $n$  is the number of retransmissions and  $N = 10$

For example, after the first collision, the backoff period is 0 or 1 slot time. If a collision occurs on the first retransmission, the backoff period is 0, 1, 2, or 3 and so on.

The maximum backoff time (in 512-bit time slots) is limited by  $N = 10$  as specified in the IEEE 802.3 standard.

If a collision occurs after 16 consecutive retransmissions, the core reports an excessive collision condition (ENET $n$ \_EIR[RL] interrupt bit and TxBD[EE]) and discards the current packet from the FIFO.

In networks violating the standard requirements, a collision may occur after transmission of the first 64 bytes. In this case, the core stops the current packet transmission and discards the rest of the packet from the transmit FIFO. The core resumes transmission with the next packet available in the core transmit FIFO.

## 49.4.6 Full Duplex Flow Control Operation

Three conditions are handled by the core's flow control engine:

- Remote device congestion — The remote device connected to the same Ethernet segment as the core reports a congestion requesting the core to stop sending data
- Core FIFO congestion — When the core's receive FIFO reaches a user-programmable threshold (RX section empty), the core sends a pause frame back to the remote device requesting the data transfer to stop
- Local device congestion — Any device connected to the core can request (typically, via the host processor) the remote device to stop transmitting data

### 49.4.6.1 Remote Device Congestion

When the MAC transmit control gets a valid pause quanta from the receive path and if ENET $n$ \_RCR[FCE] is set, the MAC transmit logic:

- Completes the transfer of the current frame

- Stops sending data for the amount of time specified by the pause quanta in 512 bit time increments
- Sets ENET $n$ \_TCR[RFC\_PAUSE]

Frame transfer resumes when the time specified by the quanta expires and if no new quanta value is received or if a new pause frame with a quanta value set to 0x0000 is received. The MAC also resets RFC\_PAUSE to zero.

If ENET $n$ \_RCR[FCE] cleared, the MAC ignores received pause frames.


Optionally and independent of ENET $n$ \_RCR[FCE], pause frames are forwarded to the client interface if PAUFWD is set.

#### 49.4.6.2 Local Device/FIFO Congestion

The MAC transmit engine generates pause frames when the local receive FIFO is not able to receive more than a pre-defined number of words (FIFO programmable threshold) or when pause frame generation is requested by the local host processor.

- To generate a pause frame, the host processor sets ENET $n$ \_TCR[TFC\_PAUSE]. A single pause frame is generated when the current frame transfer is completed and TFC\_PAUSE is automatically cleared. Optionally, an interrupt is generated.
- A XOFF pause frame is generated when the receive FIFO asserts its section empty flag (internal). A XOFF pause frame is generated automatically, when the current frame transfer completes.
- A XON pause frame is generated when the receive FIFO deasserts its section empty flag (internal). A XON pause frame is generated automatically, when the current frame transfer completes.

When a XOFF pause frame is generated, the pause quanta (payload byte P1 and P2) is filled with the value programmed in ENET $n$ \_OPD[PAUSE\_DUR].



**Figure 49-58. Pause Frame Generation Overview**

### Note

Although the flow control mechanism should prevent any FIFO overflow on the MAC core receive path, the core receive FIFO is protected. When an overflow is detected on the receive FIFO, the current frame is truncated with an error indication set in the frame status word. The frame should subsequently be discarded by the user application.

## 49.4.7 Magic Packet Detection

Magic packet detection wakes a node that is put in power-down mode by the node management agent. Magic packet detection is supported only if the MAC is configured in sleep mode.

### 49.4.7.1 Sleep Mode

To put the MAC in sleep mode, set `ENET $n$ _ECR[SLEEP]`. At the same time `ENET $n$ _ECR[MAGICEN]` should be set to enable magic packet detection.

In addition, when the processor is in stop mode, sleep mode is entered, without affecting the `ENET $n$ _ECR` register bits.

When the core is in sleep mode:

- The MAC transmit logic is disabled

- The core FIFO receive/transmit functions are disabled
- The MAC receive logic is kept in normal mode, but it ignores all traffic from the line except magic packets. They are detected so that a remote agent can wake the node.

### 49.4.7.2 Magic Packet Detection

The core is designed to detect magic packets (see [Magic Packets](#)) with the destination address set to:

- Any multicast address
- The broadcast address
- The unicast address programmed in PADDR1/2

When a magic packet is detected, EIR[WAKEUP] is set and none of the statistic registers are incremented.

### 49.4.7.3 Wake-up

When a magic packet is detected, indicated by ENET $n$ \_EIR[WAKEUP], ENET $n$ \_ECR[SLEEP] should be cleared to resume normal operation of the MAC. Clearing the SLEEP bit automatically masks ENET $n$ \_ECR[MAGICEN], disabling magic packet detection.

## 49.4.8 IP Accelerator Functions

The following sections describe the IP accelerator functions.

### 49.4.8.1 Checksum Calculation

The IP and ICMP, TCP, UDP checksums are calculated with one's complement arithmetic summing up 16-bit values.



The MAC usually removes padding on receive when a frame with length information is received. As IP frames have a type value instead of length, the MAC does not remove padding for short IP frames, as it is not aware of the frame contents.

The IP accelerator function can be configured to remove the Ethernet padding bytes that might follow the IP datagram.

On transmit, the MAC automatically adds padding as necessary to fill any frame to a 64-byte length.

### 49.4.8.3 32-bit Ethernet Payload Alignment

The data FIFOs allow inserting two additional arbitrary bytes in front of a frame. This extends the 14-byte Ethernet header to a 16-byte header, which leads to alignment of the Ethernet payload, following the Ethernet header, on a 32-bit boundary.

This function can be enabled for transmit and receive independently with the corresponding SHIFT16 bits in the ENET $n$ \_TACC and ENET $n$ \_RACC registers.

When enabled, the valid frame data is arranged as shown in this table.

**Table 49-78. 64-Bit Interface Data Structure with SHIFT16 Enabled**

63 56	55 48	47 40	39 32	31 24	23 16	15 8	7 0
Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0	Any value	Any value
Byte 13	Byte 12	Byte 11	Byte 10	Byte 9	Byte 8	Byte 7	Byte 6
...							

#### 49.4.8.3.1 Receive Processing

When ENET $n$ \_RACC[SHIFT16] is set, each frame is received with two additional bytes in front of the frame.

The user application must ignore these first two bytes and find the first byte of the frame in bits 23–16 of the first word from the RX FIFO.

#### Note

SHIFT16 must be set during initialization and kept set during the complete operation, as it influences the FIFO write behavior.

### 49.4.8.3.2 Transmit Processing

When `ENETn_TACC[SHIFT16]` is set, the first two bytes of the first word written (bits 15–0) are discarded immediately by the FIFO write logic.

The `SHIFT16` bit can be enabled/disabled for each frame individually if required, but can be changed only between frames.

### 49.4.8.4 Received Frame Discard

As the receive FIFO must be operated in store and forward mode (`ENETn_RSFL` cleared), received frames can be discarded based on the following errors:

- The MAC function receives the frame with an error:
  - The frame has an invalid payload length
  - Frame length is greater than `MAX_FL`
  - Frame received with a CRC-32 error
  - Frame truncated due to receive FIFO overflow
  - Frame is corrupted as PHY signaled an error (`MII_RX_ERR` asserted during reception)
- An IP frame is detected and the IP header checksum is wrong
- An IP frame with a valid IP header and a valid IP header checksum is detected, the protocol is known but the protocol specific checksum is wrong

If one of the errors occurs and the IP accelerator function is configured to discard frames (`ENETn_RACC`), the frame is automatically discarded. Statistics are maintained normally and are not affected by this discard function.

### 49.4.8.5 IPv4 Fragments

When an IP (IPv4) fragment frame is received only the IP header is inspected and its checksum verified. 32-bit alignment operates on fragments as on normal IP frames, as specified above.

The IP fragment frame payload is not inspected for any protocol headers. As such, a protocol header would only exist in the very first fragment. To assist in protocol-specific checksum verification, the one's-complement sum is calculated on the IP payload (all bytes following the IP header) and provided with the frame status word.

The frame fragment status bit, RxBD[FRAG], is set to indicate a fragment reception and the one's-complement sum of the IP payload is available in RxBD[Payload checksum].

### Note

The application software can take advantage of the payload checksum delivered with the frame's status word to calculate the protocol-specific checksum of the datagram after all fragments have been received and reassembled.

For example, if a TCP payload is delivered by multiple IP fragments, the application software can calculate the pseudo-header checksum value from the first fragment and add the payload checksums delivered with the status for all fragments to verify the TCP datagram checksum.

## 49.4.8.6 IPv6 Support

The following sections describe the IPv6 support.

### 49.4.8.6.1 Receive Processing

An Ethernet frame of type 0x86DD identifies an IP Version 6 frame (IPv6) frame. If an IPv6 frame is received, the first IP header is inspected (first ten words) which is available in every IPv6 frame.

If the receive SHIFT16 function is enabled, the IP header is aligned on a 32-bit boundary allowing more efficient processing (see [32-bit Ethernet Payload Alignment](#)).

For TCP and UDP datagrams the pseudo-header checksum calculation is performed and verified.

To assist in protocol-specific checksum verification, the one's-complement sum is always calculated on the IP payload (all bytes following the IP header) and provided with the frame status word. For example, if extension headers were present, their sums can be subtracted in software from the checksum to isolate the TCP/UDP datagram checksum, if required.

### 49.4.8.6.2 Transmit Processing

For IPv6 transmission the SHIFT16 function is supported to process 32-bit aligned datagrams.

IPv6 has no IP header checksum; therefore, the IP checksum insertion configuration is ignored.

The protocol checksum is inserted only if the next header of the IP header is a known protocol (TCP, UDP, or ICMP). If a known protocol is detected, the checksum over all bytes following the IP header is calculated and inserted in the correct position.

The pseudo-header checksum calculation is performed for TCP and UDP datagrams accordingly.

## 49.4.9 Resets and Stop Controls

The following sections describe the resets and stop controls.

### 49.4.9.1 Hardware Reset

To reset the Ethernet module, set ENET $n$ \_ECR[RESET].

### 49.4.9.2 Soft Reset

When ENET $n$ \_ECR[ETHER\_EN] is cleared during operation, the following occurs:

- DMA, buffer descriptor, and FIFO control logic are reset, including the buffer descriptor and FIFO pointers
- A currently ongoing transmit is terminated by asserting MII\_TXER to the PHY
- A currently ongoing transmit FIFO write from the application is terminated by stopping the write to the FIFO, and all further data from the application is ignored. All subsequent writes are ignored until reenabled.
- A currently ongoing receive FIFO read is terminated. The RxBD has arbitrary values in this case.

### 49.4.9.3 Hardware Freeze

When the processor enters debug mode and ECR[DBGEN] is set, the MAC enters a freeze state where it stops all transmit and receive activities gracefully.

The following happens when the MAC enters hardware freeze:

- A currently ongoing receive transaction on the receive application interface is completed as normal. No further frames are read from the FIFO.

- A currently ongoing transmit transaction on the transmit application interface is completed as normal (i.e. until writing end-of-packet (eop)).
- A currently ongoing MII frame receive is completed normally. After that, no further frames are accepted from the MII.
- A currently ongoing MII frame transmit is completed normally. After that, no further frames are transmitted.

#### 49.4.9.4 Graceful Stop

During a graceful stop any currently ongoing transactions are completed normally and no further frames are accepted. The MAC can resume from a graceful stop without the need for a reset (e.g. clearing ETHER\_EN is not required).

The following conditions lead to a graceful stop of the MAC transmit or receive datapaths.

##### 49.4.9.4.1 Graceful Transmit Stop (GTS)

When gracefully stopped, the MAC is no longer reading frame data from the transmit FIFO and has completed any ongoing transmission.

In any of the following conditions, the transmit datapath stops after an ongoing frame transmission has been completed normally.

- ENET $n$ \_TCR[GTS] is set by software
- ENET $n$ \_TCR[TFC\_PAUSE] is set by software requesting a pause frame transmission. The status (and register bit) is cleared after the pause frame has been sent.
- A pause frame was received stopping the transmitter. The stopped situation is terminated when the pause timer expires or a pause frame with zero quanta is received.
- MAC is placed in sleep mode by software or the processor entering stop mode (see [Sleep Mode](#)).
- The MAC is in hardware freeze mode

When the transmitter has reached its stopped state, the following events occur:

- The GRA interrupt is asserted, when transitioned into stopped
- In hardware freeze mode, the GRA interrupt does not wait for the application write completion and asserts when the transmit state machine (line side of TX FIFO) reaches its stopped state.

### 49.4.9.4.2 Graceful Receive Stop (GRS)

When gracefully stopped, the MAC is no longer writing frames into the receive FIFO.

The receive datapath stops after any ongoing frame reception has been completed normally, if any of the following conditions occur:

- MAC is placed in sleep mode (by software or the processor is in stop mode). The MAC continues to receive frames and hunt for magic packets if enabled (see [Magic Packet Detection](#)). However, no frames are written into the receive FIFO, and therefore are not forwarded to the application.
- The MAC is in hardware freeze mode. The MAC does not accept any frames from the MII.

When the receive datapath is stopped the following events occur:

- If the RX is in the stopped state, RCR[GRS] is set
- The GRA interrupt is asserted when the transmitter and receiver are stopped
- Any ongoing receive transaction to the application (RX FIFO read) continues normally until the frame is completed (end of packet (eop)). After this, the following occurs:
  - When sleep mode is active, all further frames are discarded, flushing the RX FIFO
  - In hardware freeze mode, no further frames are delivered to the application and they stay in the receive FIFO.

#### Note

The assertion of GRS does not wait for an ongoing transaction on the application side of the FIFO (FIFO read).

### 49.4.9.4.3 Graceful Stop Interrupt (GRA)

The graceful stopped interrupt (GRA) is asserted for the following conditions:

- In sleep mode, the interrupt asserts only after both TX and RX datapaths are stopped
- In hardware freeze mode, the interrupt asserts only after both TX and RX datapaths are stopped
- The MAC transmit datapath is stopped for any other condition (GTS, TFC\_PAUSE, pause received)

The GRA interrupt is triggered only once when the stopped state is entered. If the interrupt is cleared while the stop condition persists, no further interrupt is triggered.

### 49.4.10 IEEE 1588 Functions

To allow for IEEE 1588 or similar time synchronization protocol implementations, the MAC is combined with a time-stamping module to support precise time stamping of incoming and outgoing frames. Set `ENETn_ECR[1588EN]` to enable 1588 support.




Figure 49-59. IEEE 1588 Functions Overview

#### 49.4.10.1 Adjustable Timer Module

The adjustable timer module (TSM) implements the free running counter (FRC), which generates the timestamps. The FRC operates with the time-stamping clock, which can be set to any value depending on your system requirements.


However, choose a period which is an integer value (e.g. 5ns, 6ns, 8ns) to implement a precise timer.

Through dedicated correction logic, the timer can be adjusted to allow synchronization to a remote master and provide a synchronized timing reference to the local system. The timer can be configured to cause an interrupt after a fixed time period to allow synchronization of software timers or perform other synchronized system functions.

The timer is usually used to implement a period of one second; hence, its value ranges from 0 to  $(1 \times 10^9)-1$ . The period event can trigger an interrupt and software can maintain the seconds and hours time values as necessary.

### 49.4.10.1.1 Adjustable Timer Implementation

The adjustable timer consists of a programmable counter/accumulator and a correction counter. The periods of both counters and its increment rate are freely configurable allowing very fine tuning of the timer.



**Figure 49-60. Adjustable Timer Implementation Detail**

The counter produces the current time. During each time-stamping clock cycle a constant value is added to the current time as programmed in  $ENET_n\_ATINC$ . The value depends on the chosen time-stamping clock frequency. For example, if it operates at 125 MHz setting the increment to eight represents 8 ns.

The period, configured in  $ENET_n\_ATPER$ , defines the modulo when the counter wraps. In a typical implementation the period is set to  $1 \times 10^9$  so the counter wraps every second, and hence all timestamps represent the absolute nanoseconds within the one second period. When the period is reached, the counter wraps to start again respecting the period modulo. This means it does not necessarily start from zero, but instead the counter is loaded with the value  $(Current + Inc - (1 \times 10^9))$ , assuming the period is set to  $1 \times 10^9$ .

The correction counter operates fully independently and increments by one with each time-stamping clock cycle. When it reaches the value configured in `ENETn_ATCOR`, it restarts and instructs the timer once to increment by the correction value, instead of the normal value. The normal and correction increments are configured in `ENETn_ATINC`. To speed up the timer, set the correction increment more than the normal increment value. To slow down the timer, set the correction increment less than the normal increment value. The correction counter only defines the distance of the corrective actions, not the amount. This allows very fine corrections and low jitter (in the range of 1 ns) independent of the chosen clock frequency.

By enabling slave mode (`ENETn_ATCR[SLAVE] = 1`) the timer is ignored and the current time is externally provided from one of the external modules. See the Chip Configuration details for which clock source is used. This is useful if multiple modules within the system must operate from a single timer. When slave mode is enabled, you still must set `ENETn_ATINC[INC]` to the value of the master, since it is used for internal comparisons.

#### 49.4.10.2 Transmit Timestamping

Only 1588 event frames need to be time-stamped on transmit. The client application (e.g. the MAC driver) should detect 1588 event frames and set `TxBD[TS]` together with the frame.

If `TxBD[TS]` is set, the MAC records the timestamp for the frame in `ENETn_ATSTMP`. `ENETn_EIR[TS_AVAIL]` is set to indicate that a new timestamp is available.

Software implements a handshaking procedure by setting `TxBD[TS]` when it transmits the frame it needs a timestamp for and then waits for `ENETn_EIR[TS_AVAIL]` to know when the timestamp is available. It then can read the timestamp from `ENETn_ATSTMP`. This is done for all event frames. Other frames do not use `TxBD[TS]` and, therefore, do not interfere with the timestamp capture.

#### 49.4.10.3 Receive Timestamping

When a frame is received, the MAC latches the value of the timer when the frame's SFD (start of frame delimiter) field is detected and provides the captured timestamp on `RxBD[1588 timestamp]`. This is done for all received frames.

#### 49.4.10.4 Time Synchronization

The adjustable timer module is available to synchronize the local clock of a node to a remote master. It implements a free running 32-bit counter, and also contains an additional correction counter.

The correction counter increases or decreases the rate of the free running counter, enabling very fine granular changes of the timer for synchronization, yet adding only very low jitter when performing corrections.

The application software implements, in a slave scenario, the required control algorithm setting the correction to compensate for local oscillator drifts and locking the timer to the remote master clock on the network.

The timer and all timestamp-related information should be configured to show the true nanoseconds value of a second (i.e. the timer is configured to have a period of one second). Hence, the values range from 0 to  $(1 \times 10^9) - 1$ . In this application, the seconds counter is implemented in software using an interrupt function that is executed when the nanoseconds counter wraps at  $1 \times 10^9$ .

#### 49.4.11 FIFO Thresholds

The core FIFO thresholds are fully programmable to dynamically change the FIFO operation.

For example, store and forward transfer can be enabled by a simple change in the FIFO threshold registers.

The thresholds are defined in 64-bit words.

### 49.4.11.1 Receive FIFO

Four programmable thresholds are available, which can be set to any value to control the core operation as follows.

**Table 49-79. Receive FIFO Thresholds Definition**

Register	Description
ENET $n$ _RSFL [RX_SECTION_FULL]	<p>When the FIFO level reaches the ENET<math>n</math>_RSFL value, the MAC status signal is asserted to indicate that data is available in the receive FIFO (cut-through operation). Once asserted, if the FIFO empties below the threshold set with ENET<math>n</math>_RAEM and if the end-of-frame is not yet stored in the FIFO, the status signal is deasserted again.</p> <p>If a frame has a size smaller than the threshold (i.e. an end-of-frame is available for the frame), the status is also asserted.</p> <p>To enable store and forward on the receive path, clear ENET<math>n</math>_RSFL. the MAC status signal is asserted only when a complete frame is stored in the receive FIFO.</p> <p>When programming a non-zero value to ENET<math>n</math>_RSFL (cut-through operation) it should be greater than ENET<math>n</math>_RAEM.</p>
ENET $n$ _RAEM [RX_ALMOST_EMPTY]	<p>When the FIFO level reaches the ENET<math>n</math>_RAEM value, and the end-of-frame has not been received, the core receive read control stops the FIFO read (and subsequently stops transferring data to the MAC client application).</p> <p>It continues to deliver the frame, if again more data than the threshold or the end-of-frame is available in the FIFO.</p> <p>Set ENET<math>n</math>_RAEM to a minimum of six.</p>
ENET $n$ _RAFL [RX_ALMOST_FULL]	<p>When the FIFO level comes close to the maximum, so that there is no more space for at least ENET<math>n</math>_RAFL number of words, the MAC control logic stops writing data in the FIFO and truncates the received frame to avoid FIFO overflow.</p> <p>The corresponding error status is set when the frame is delivered to the application.</p> <p>Set ENET<math>n</math>_RAFL to a minimum of 4.</p>
ENET $n$ _RSEM [RX_SECTION_EMPTY]	<p>When the FIFO level reaches the ENET<math>n</math>_RSEM value, an indication is sent to the MAC transmit logic, which generates a XOFF pause frame. This indicates FIFO congestion to the remote Ethernet client.</p> <p>When the FIFO level goes below the value programmed in ENET<math>n</math>_MRBR, an indication is sent to the MAC transmit logic, which generates a XON pause frame. This indicates the FIFO congestion is cleared to the remote Ethernet client.</p> <p>Clearing ENET<math>n</math>_RSEM disables any pause frame generation.</p>




Figure 49-61. Receive FIFO Overview

### 49.4.11.2 Transmit FIFO

Four programmable thresholds are available which control the core operation as described below.


Table 49-80. Transmit FIFO Thresholds Definition

Register	Description
ENET <sub>n</sub> _TAEM [TX_ALMOST_EMPTY]	When the FIFO level reaches the ENET <sub>n</sub> _TAEM value and no end-of-frame is available for the frame, the MAC transmit logic avoids a FIFO underflow by stopping FIFO reads and transmitting the Ethernet frame with an MII error indication.  Set ENET <sub>n</sub> _TAEM to a minimum of 4.
ENET <sub>n</sub> _TAFL [TX_ALMOST_FULL]	When the FIFO level approaches the maximum, so that there is no more space for at least ENET <sub>n</sub> _TAFL number of words, the MAC deasserts its control signal to the application.  If the application does not react on this signal, the FIFO write control logic avoids FIFO overflow by truncating the current frame and setting the error status. As a result, the frame is transmitted with an MII error indication.  Set ENET <sub>n</sub> _TAFL to a minimum of 4. Larger values allow more latency for the application to react on the MAC control signal deassertion, before the frame is truncated. A typical setting is 8, which offers 3–4 clock cycles of latency to the application to react on the MAC control signal deassertion.
ENET <sub>n</sub> _TSEM [TX_SECTION_EMPTY]	When the FIFO level reaches the ENET <sub>n</sub> _TSEM value, a MAC status signal is deasserted to indicate that the transmit FIFO is getting full.  This gives the application an indication to slow or stop its write transaction to avoid a buffer overflow.  This is a pure indication function to the application. It has no effect within the MAC.  When ENET <sub>n</sub> _TSEM is 0, the signal is never deasserted.

Table continues on the next page...

**Table 49-80. Transmit FIFO Thresholds Definition (continued)**

Register	Description
ENET <sub>n</sub> _TFWR	<p>When the FIFO level reaches the ENET<sub>n</sub>_TFWR value and when STRFWD is cleared, the MAC transmit control logic starts frame transmission before the end-of-frame is available in the FIFO (cut-through operation).</p> <p>If a complete frame has a size smaller than the ENET<sub>n</sub>_TFWR threshold, the MAC also transmits the frame to the line.</p> <p>To enable store and forward on the transmit path, set STRFWD. In this case, the MAC starts to transmit data only when a complete frame is stored in the transmit FIFO.</p>

**Figure 49-62. Transmit FIFO Overview**

## 49.4.12 Loopback Options

The core implements external and internal loopback options, which are controlled by the following ENET<sub>n</sub>\_RCR register bits:

**Table 49-81. Loopback Options**

Register Bit	Description
LOOP	<p>Internal MII loopback. The MAC transmit is returned to the MAC receive. No data is transmitted to the external interfaces.</p> <p>In MII internal loopback, MII_TXCLK and MII_RXCLK must be provided with a clock signal (2.5MHz for 10Mbps and 25MHz for 100Mbps)</p>




Figure 49-63. Loopback Options

### 49.4.13 Legacy Buffer Descriptors

To support the Ethernet controller on previous Freescale devices, legacy FEC buffer descriptors are available. To enable legacy support, clear ENETn\_ECR[1588EN].

#### 49.4.13.1 Legacy Receive Buffer Descriptor

The following figure shows the legacy FEC receive buffer descriptor. Table 49-85 contains the descriptions for each field.

**NOTE**

The following addresses are shown for a big endian implementation.

Table 49-82. Legacy FEC Receive Buffer Descriptor (RxB D)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Offset + 0	E	RO1	W	RO2	L	—	—	M	BC	MC	LG	NO	—	CR	OV	TR
Offset + 2	Data length															
Offset + 4	Rx data buffer pointer - A[31:16]															
Offset + 6	Rx data buffer pointer - A[15:0]															

#### 49.4.13.2 Legacy Transmit Buffer Descriptor

The following figure shows the legacy FEC transmit buffer descriptor. Table 49-87 contains the descriptions for each field.

**NOTE**

The following addresses are shown for a big endian implementation.

**Table 49-83. Legacy FEC Transmit Buffer Descriptor (TxBD)**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Offset + 0	R	TO1	W	TO2	L	TC	ABC <sup>1</sup>	—	—	—	—	—	—	—	—	—
Offset + 2	Data Length															
Offset + 4	Tx Data Buffer Pointer - A[31:16]															
Offset + 6	Tx Data Buffer Pointer - A[15:0]															

1. This bit is not supported by the uDMA.

**49.4.14 Enhanced Buffer Descriptors**

This section provides a description of the enhanced operation of the driver/DMA via the buffer descriptors. It is followed by a detailed description of the receive and transmit descriptor fields. To enable the enhanced features, set ENET<sub>n</sub>\_ECR[1588EN].

**49.4.14.1 Enhanced Receive Buffer Descriptor**

This section discusses the enhanced uDMA receive buffer descriptor.

**NOTE**

The following addresses are shown for a big endian implementation.

**Table 49-84. Enhanced uDMA Receive Buffer Descriptor (RxBd)**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Offset + 0	E	RO1	W	RO2	L	—	—	M	BC	MC	LG	NO	—	CR	OV	TR
Offset + 2	Data length															
Offset + 4	Rx data buffer pointer - A[31:16]															
Offset + 6	Rx data buffer pointer - A[15:0]															
Offset + 8	ME	—	—	—	—	PE	CE	UC	INT	—	—	—	—	—	—	—
Offset + A	VPCP			—	—	—	—	—	—	—	ICE	PCR	—	VLAN	IPV6	FRA G
Offset + C	Header length						—	—	—	Protocol type						
Offset + E	Payload checksum															
Offset + 10	BDU	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Table continues on the next page...

**Table 49-84. Enhanced uDMA Receive Buffer Descriptor (RxBD) (continued)**

Offset + 12	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + 14	1588 timestamp [31:16]															
Offset + 16	1588 timestamp [15:0]															
Offset + 18	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + 1A	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + 1C	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + 1E	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

**Table 49-85. Receive Buffer Descriptor Field Definitions**

Word	Field	Description
Offset + 0	15 E	Empty. Written by the MAC (=0) and user (=1).  0 The data buffer associated with this BD is filled with received data, or data reception has aborted due to an error condition. The status and length fields have been updated as required.  1 The data buffer associated with this BD is empty, or reception is currently in progress.
Offset + 0	14 RO1	Receive software ownership. This field is reserved for use by software. This read/write bit is not modified by hardware, nor does its value affect hardware.
Offset + 0	13 W	Wrap. Written by user.  0 The next buffer descriptor is found in the consecutive location  1 The next buffer descriptor is found at the location defined in ENET <sub>n</sub> _RDSR
Offset + 0	12 RO2	Receive software ownership. This field is reserved for use by software. This read/write bit is not modified by hardware, nor does its value affect hardware.
Offset + 0	11 L	Last in frame. Written by the uDMA.  0 The buffer is not the last in a frame.  1 The buffer is the last in a frame.
Offset + 0	10–9	Reserved, must be cleared.
Offset + 0	8 M	Miss. Written by the MAC. This bit is set by the MAC for frames accepted in promiscuous mode, but flagged as a miss by the internal address recognition. Therefore, while in promiscuous mode, you can use the M-bit to quickly determine whether the frame was destined to this station. This bit is valid only if the L and PROM bits are set.  0 The frame was received because of an address recognition hit  1 The frame was received because of promiscuous mode  The information needed for this bit comes from the promiscuous_miss(ff_rx_err_stat[26]) sideband signal.
Offset + 0	7 BC	Set if the DA is broadcast (FFFF_FFFF_FFFF).

Table continues on the next page...

**Table 49-85. Receive Buffer Descriptor Field Definitions (continued)**

Word	Field	Description
Offset + 0	6 MC	Set if the DA is multicast and not BC.
Offset + 0	5 LG	Rx frame length violation. Written by the MAC. A frame length greater than RCR[MAX_FL] was recognized. This bit is valid only if the L bit is set. The receive data is not altered in any way unless the length exceeds TRUNC_FL bytes.
Offset + 0	4 NO	Receive non-octet aligned frame. Written by the MAC. A frame that contained a number of bits not divisible by 8 was received, and the CRC check that occurred at the preceding byte boundary generated an error or a PHY error occurred. This bit is valid only if the L bit is set. If this bit is set, the CR bit is not set.
Offset + 0	3	Reserved, must be cleared.
Offset + 0	2 CR	Receive CRC or frame error. Written by the MAC. This frame contains a PHY or CRC error and is an integral number of octets in length. This bit is valid only if the L bit is set.
Offset + 0	1 OV	Overrun. Written by the MAC. A receive FIFO overrun occurred during frame reception. If this bit is set, the other status bits, M, LG, NO, CR, and CL lose their normal meaning and are zero. This bit is valid only if the L bit is set.
Offset + 0	0 TR	Set if the receive frame is truncated (frame length >TRUNC_FL). If the TR bit is set, the frame must be discarded and the other error bits must be ignored as they may be incorrect.
Offset + 2	15–0 Data Length	Data length. Written by the MAC. Data length is the number of octets written by the MAC into this BD's data buffer if L is cleared (the value is equal to EMRBR), or the length of the frame including CRC if L is set. It is written by the MAC once as the BD is closed.
Offset + 4	15–0 A[31:16]	RX data buffer pointer, bits [31:16] <sup>1</sup>
Offset + 6	15–0 A[15:0]	RX data buffer pointer, bits [15:0]
Offset + 8	15 ME	MAC error. This bit is written by the uDMA. This bit means that the frame stored in the system memory was received with an error (typically, a receive FIFO overflow). This bit is only valid when the L bit is set.
Offset + 8	14–11	Reserved, must be cleared.
Offset + 8	10 PE	PHY Error. This bit is written by the uDMA. Set to "1" when the frame was received with an Error character on the PHY interface. The frame is invalid. This bit is valid only when the L bit is set.
Offset + 8	9 CE	Collision. This bit is written by the uDMA. Set when the frame was received with a collision detected during reception. The frame is invalid and sent to the user application. This bit is valid only when the L bit is set.
Offset + 8	8 UC	Unicast. This bit is written by the uDMA. This bit means that the frame is unicast. This bit is valid regardless of if the L bit is set.
Offset + 8	7 INT	Generate RXB/RXF interrupt. This bit is set by the user. This bit indicates that the uDMA is to generate an interrupt on the <i>dma_int_rxb</i> / <i>dma_int_rxfevent</i> .
Offset + 8	6–0	Reserved, must be cleared.

*Table continues on the next page...*

**Table 49-85. Receive Buffer Descriptor Field Definitions (continued)**

Word	Field	Description
Offset + A	15–13 VPCP	VLAN priority code point. This bit is written by the uDMA to indicate the frame priority level. Valid values are from 0 (best effort) to 7 (highest). This value can be used to prioritize different classes of traffic (e.g., voice, video, data). This bit is only valid if the L bit is set.
Offset + A	12–6	Reserved, must be cleared.
Offset + A	5 ICE	IP header checksum error. This is an accelerator option. This bit is written by the uDMA. Set when either a non-IP frame is received or the IP header checksum was invalid. An IP frame with less than 3 bytes of payload is considered to be an invalid IP frame. This bit is only valid if the L bit is set.
Offset + A	4 PCR	Protocol checksum error. This is an accelerator option. This bit is written by the uDMA. Set when the checksum of the protocol is invalid or an unknown protocol is found and checksumming could not be performed. This bit is only valid if the L bit is set.
Offset + A	3	Reserved, must be cleared.
Offset + A	2 VLAN	VLAN. This is an accelerator option. This bit is written by the uDMA. This bit means that the frame has a VLAN tag. This bit is valid only if the L bit is set.
Offset + A	1 IPV6	IPV6 Frame. This bit is written by the uDMA. This bit indicates that the frame has a IPv6 frame type. If this bit is not set it means that an IPv4 or other protocol frame was received. This bit is valid only if the L bit is set.
Offset + A	0 FRAG	IPv4 Fragment. This is an accelerator option. This bit is written by the uDMA. This bit indicates that the frame is an IPv4 fragment frame. This bit is only valid when the L bit is set.
Offset + C	15–11 Header length	Header length. This is an accelerator option. This field is written by the uDMA. This field is the sum of 32 bit words found within the IP and its following protocol headers. If an IP datagram with an unknown protocol is found the value is the length of the IP header. If no IP frame or an erroneous IP header is found, the value is 0. The following values are minimum values if no header options exist in the respective headers: <ul style="list-style-type: none"> <li>• ICMP/IP: 6 (5 IP header, 1 ICMP header)</li> <li>• UDP/IP: 7 (5 IP header, 2 UDP header)</li> <li>• TCP/IP: 10 (5 IP header, 5 TCP header)</li> </ul> This field is only valid if the L bit is set.
Offset + C	10–8	Reserved, must be cleared.
Offset + C	7–0 Protocol type	Protocol type. This is an accelerator option. The 8-bit protocol field found within the IP header of the frame. Only valid if ICE is cleared. This bit is only valid if the L bit is set.
Offset + E	15–0 Payload checksum	Internet payload checksum. This is an accelerator option. The one's complement sum of the payload section of the IP frame. The sum is calculated over all data following the IP header until the end of the IP payload. This field is valid only when the L bit is set.
Offset + 10	15 BDU	Last buffer descriptor update done. Indicates that the last BD data has been updated by uDMA. This bit is written by the user (=0) and uDMA (=1).
Offset + 10	14–0	Reserved, must be cleared.

*Table continues on the next page...*

**Table 49-85. Receive Buffer Descriptor Field Definitions (continued)**

Word	Field	Description
Offset + 12	15–0	Reserved, must be cleared.
Offset + 14	1588 timestamp	This value is written by the uDMA. It is only valid if the L bit is set.
Offset + 16		
Offset + 18	15–0	Reserved, must be cleared.
–		
Offset + 1E		

- The receive buffer pointer, containing the address of the associated data buffer, must always be evenly divisible by 16. The buffer must reside in memory external to the MAC. The Ethernet controller never modifies this value.

### 49.4.14.2 Enhanced Transmit Buffer Descriptor

This section discusses the enhanced uDMA transmit buffer descriptor.

#### NOTE

The following addresses are shown for a big endian implementation.

**Table 49-86. Enhanced Transmit Buffer Descriptor (TxBD)**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Offset + 0	R	TO1	W	TO2	L	TC	—	—	—	—	—	—	—	—	—	—
Offset + 2	Data Length															
Offset + 4	Tx Data Buffer Pointer - A[31:16]															
Offset + 6	Tx Data Buffer Pointer - A[15:0]															
Offset + 8	—	INT	TS	PIN S	IINS	—	—	—	—	—	—	—	—	—	—	—
Offset + A	TXE	—	UE	EE	FE	LCE	OE	TSE	—	—	—	—	—	—	—	—
Offset + C	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + E	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + 10	BDU	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + 12	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + 14	1588 timestamp [31:16]															
Offset + 16	1588 timestamp [15:0]															
Offset + 18	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + 1A	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + 1C	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Offset + 1E	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

**Table 49-87. Enhanced Transmit Buffer Descriptor Field Definitions**

Word	Field	Description
Offset + 0	15 R	Ready. Written by the MAC and you. 0 The data buffer associated with this BD is not ready for transmission. You are free to manipulate this BD or its associated data buffer. The MAC clears this bit after the buffer has been transmitted or after an error condition is encountered. 1 The data buffer, prepared for transmission by you, has not been transmitted or currently transmits. You may write no fields of this BD after this bit is set.
Offset + 0	14 TO1	Transmit software ownership. This field is reserved for software use. This read/write bit is not modified by hardware nor does its value affect hardware.
Offset + 0	13 W	Wrap. Written by user. 0 The next buffer descriptor is found in the consecutive location 1 The next buffer descriptor is found at the location defined in ETDSR.
Offset + 0	12 TO2	Transmit software ownership. This field is reserved for use by software. This read/write bit is not modified by hardware nor does its value affect hardware.
Offset + 0	11 L	Last in frame. Written by user. 0 The buffer is not the last in the transmit frame 1 The buffer is the last in the transmit frame
Offset + 0	10 TC	Transmit CRC. Written by user (only valid if L is set). 0 End transmission immediately after the last data byte 1 Transmit the CRC sequence after the last data byte This bit is valid only when the L bit is set.
Offset + 0	9 ABC	Append bad CRC. <b>Note:</b> This bit is not supported by the uDMA and is ignored.
Offset + 0	8–0	Reserved, must be cleared.
Offset + 2	15–0 Data Length	Data length, written by user. Data length is the number of octets the MAC should transmit from this BD's data buffer. It is never modified by the MAC.
Offset + 4	15–0 A[31:16]	Tx data buffer pointer, bits [31:16]. The transmit buffer pointer, containing the address of the associated data buffer, must always be evenly divisible by 8. The buffer must reside in memory external to the MAC. This value is never modified by the Ethernet controller.
Offset + 6	15–0 A[15:0]	Tx data buffer pointer, bits [15:0]
Offset + 8	15	Reserved, must be cleared.
Offset + 8	14 INT	Generate interrupt. This bit is written by the user. This bit is valid regardless of the L bit and must be the same for all EBD for a given frame. The uDMA does not update this value.

Table continues on the next page...

**Table 49-87. Enhanced Transmit Buffer Descriptor Field Definitions (continued)**

Word	Field	Description
Offset + 8	13 TS	Timestamp. This bit is written by the user. This indicates that the uDMA is to generate a timestamp frame to the MAC. This bit is valid regardless of the L bit and must be the same for all EBD for the given frame. The uDMA does not update this value.
Offset + 8	12 PINS	Insert protocol specific checksum. This bit is written by the user. If set, the MAC's IP accelerator calculates the protocol checksum and overwrites the corresponding checksum field with the calculated value. The checksum field must be cleared by the application generating the frame. The uDMA does not update this value. This bit is valid regardless of the L bit and must be the same for all EBD for a given frame.
Offset + 8	11 IINS	Insert IP header checksum. This bit is written by the user. If set, the MAC's IP accelerator calculates the IP header checksum and overwrites the corresponding header field with the calculated value. The checksum field must be cleared by the application generating the frame. The uDMA does not update this value. This bit is valid regardless of the L bit and must be the same for all EBD for a given frame.
Offset + 8	10–0	Reserved, must be cleared.
Offset + A	15 TXE	Transmit error occurred. This bit is written by the uDMA. This bit indicates that there was a transmit error of some sort reported with the frame. Effectively this bit is an OR of the other error bits including UE, EE, FE, LCE, OE, and TSE. This bit is only valid when the L bit is set.
Offset + A	14	Reserved, must be cleared.
Offset + A	13 UE	Underflow error. This bit is written by the uDMA. This bit indicates that the MAC reported an underflow error on transmit. This bit is only valid when the L bit is set.
Offset + A	12 EE	Excess Collision error. This bit is written by the uDMA. This bit indicates that the MAC reported an excess collision error on transmit. This bit is only valid when the L bit is set.
Offset + A	11 FE	Frame with error. This bit is written by the uDMA. This bit indicates that the MAC reported that the uDMA reported an error when providing the packet. This bit is only valid when the L bit is set.
Offset + A	10 LCE	Late collision error. This bit is written by the uDMA. This bit indicates that the MAC reported that there was a Late Collision on transmit. This bit is only valid when the L bit is set.
Offset + A	9 OE	Overflow error. This bit is written by the uDMA. This bit indicates that the MAC reported that there was a FIFO overflow condition on transmit. This bit is only valid when the L bit is set.
Offset + A	8 TSE	Timestamp error. This bit is written by the uDMA. This bit indicates that the MAC reported a different frame type than a timestamp frame. This bit is only valid when the L bit is set.
Offset + A	7–0	Reserved, must be cleared.
Offset + C	15–0	Reserved, must be cleared.
Offset + E	15–0	Reserved, must be cleared.
Offset + 10	15 BDU	Last buffer descriptor update done. Indicates that the last BD data has been updated by uDMA. This bit is written by the user (=0) and uDMA (=1).

Table continues on the next page...

**Table 49-87. Enhanced Transmit Buffer Descriptor Field Definitions (continued)**

Word	Field	Description
Offset + 10	14–0	Reserved, must be cleared.
Offset + 12	15–0	Reserved, must be cleared.
Offset + 14	15–0	This value is written by the uDMA . It is only valid if the L bit is set.
Offset + 16	1588 timestamp	
Offset + 18–Offset + 1E	15–0	Reserved, must be cleared.

### 49.4.15 Client FIFO Application Interface

The FIFO interface is completely asynchronous from the Ethernet line, and the transmit and receive interface can operate at a different clock rate.

All transfers to/from the user application are handled independent of the core operation, and the core provides a simple interface to user applications based on a two-signal handshake.

#### 49.4.15.1 Data Structure Description

The data structure defined in the following tables for the FIFO interface must be respected to ensure proper data transmission on the Ethernet line. Byte 0 is sent to and received from the line first.

**Table 49-88. FIFO Interface Data Structure**

	63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
Word 0	Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0								
Word 1	Byte 15	Byte 14	Byte 13	Byte 12	Byte 11	Byte 10	Byte 9	Byte 8								
...	...															

The size of a frame on the FIFO interface may not be a modulo of 64-bit.

The user application may not care about the Ethernet frame formats in full detail. It needs to provide and receive an Ethernet frame with the following structure:

- Ethernet MAC destination address
- Ethernet MAC source address
- Optional 802.1q VLAN Tag (VLAN type and info field)

- Ethernet length/type field
- Payload

Frames on the FIFO interface do not contain preamble and SFD fields, which are inserted and discarded by the MAC on transmit and receive, respectively.

- On receive, CRC and frame padding can be stripped or passed through transparently.
- On transmit, padding and CRC can be provided by the user application, or appended automatically by the MAC independent for each frame. No size restrictions apply.

### Note

On transmit, if ENET $_n$ \_TCR[ADDINS] is set, bytes 6–11 of each frame can be set to any value, since the MAC overwrites the bytes with the MAC address programmed in the ENET $_n$ \_PAUR and ENET $_n$ \_PALR registers.

**Table 49-89. FIFO Interface Frame Format**

Byte Number	Field
0–5	Destination MAC address
6–11	Source MAC address
12–13	Length/type field
14–N	Payload data

VLAN-tagged frames are also supported on both transmit and receive and implement additional information (VLAN type and info).

**Table 49-90. FIFO Interface VLAN Frame Format**

Byte Number	Field
0–5	Destination MAC address
6–11	Source MAC address
12–15	VLAN tag and info
16–17	Length/type field
18–N	Payload data

### Note

The standard defines that the LSB of the MAC address is sent/received first, while for all the other header fields (i.e. length/type, VLAN tag, VLAN info and pause quanta), the MSB is sent/received first.

### 49.4.15.2 Data Structure Examples




Figure 49-64. Normal Ethernet Frame 64-bit Mapping Example




Figure 49-65. VLAN tagged Frame 64-bit Mapping Example

If CRC forwarding is enabled (CRCFWD = 0), the last four valid octets of the frame contain the FCS field. The non-significant bytes of the last word can have any value.

### 49.4.15.3 Frame Status

A MAC layer status word and an accelerator status word is available in the receive buffer descriptor.

See [Enhanced Buffer Descriptors](#) for details.

The status is available with each frame with the last data of the frame.

If the frame status contains a MAC layer error (e.g., CRC or length error), RxB[ME] is also set with the last data of the frame.

## 49.4.16 FIFO Protection

The following sections describe the FIFO protection mechanisms.

### 49.4.16.1 Transmit FIFO Underflow

During a frame transfer, when the transmit FIFO reaches the almost empty threshold with no end-of-frame indication stored in the FIFO, the MAC logic:

- Stops reading data from the FIFO
- Asserts the MII error signal (MII\_TXER) (1) to indicate that the fragment already transferred is not valid
- Deasserts the MII transmit enable signal (MII\_TXEN) to terminate the frame transfer (2)

After an underflow, when the application completes the frame transfer (3), the MAC transmit logic discards any new data available in the FIFO until the end of packet is reached (4) and sets the enhanced TxBD[UE] bit.

The MAC starts to transfer data on the MII interface when the application sends a new frame with a start of frame indication (5).




Figure 49-66. Transmit FIFO Underflow Protection

### 49.4.16.2 Transmit FIFO Overflow

On the transmit path, when the FIFO reaches the programmable almost full threshold, the internal MAC ready signal is deasserted. The application should stop sending new data .

However, if the application keeps sending data , the transmit FIFO overflows, corrupting previously-stored contents. The core logic sets the enhanced TxBD[OE] bit for the next frame transmitted to indicate this overflow occurrence.

#### Note

Overflow is a fatal error and must be addressed by resetting the core or clearing ENET $n$ \_ECR[ETHER\_EN] to clear the FIFOs and prepare for normal operation again.

### 49.4.16.3 Receive FIFO Overflow

During a frame reception, if the client application is not able to receive data (1), the MAC receive control truncates the incoming frame, when the FIFO reaches the programmable almost full threshold to avoid an overflow.

The frame is subsequently received on the FIFO interface with an error indication (enhanced RxBD[ME] bit set together with receive end-of-packet) (2) with the truncation error status bit set (3).




Figure 49-67. Receive FIFO Overflow Protection

## 49.4.17 PHY Management Interface

The MDIO interface is a two-wire management interface. The MDIO management interface implements a standardized method to access the PHY device management registers. The core implements a master MDIO interface, which can be connected to up to 32 PHY devices.

### 49.4.17.1 MDIO Frame Format

The core MDIO master controller communicates with the slave (PHY device) using frames that are defined in the following table.

## Functional Description

A complete frame has a length of 64 bits (optional 32-bit preamble, 14-bit command, 2-bit bus direction change, 16-bit data). Each bit is transferred on the rising edge of the MDIO clock (MDC signal).

The core PHY management interface supports the standard MDIO specification (IEEE803.2 Clause 22).

**Table 49-91. MDIO Frame Formats (Read/Write)**

Type	Command					TA	Data		Idle
	PRE	ST	OP	Addr1	Addr2		MSB	LSB	
Read	1...1	01	10	xxxxx	xxxxx	Z0	xxxxxxxxxxxxxxxxxx		Z
Write	1...1	01	01	xxxxx	xxxxx	10	xxxxxxxxxxxxxxxxxx		Z

**Table 49-92. MDIO Frame Field Descriptions**

Field	Description
PRE	Preamble. 32 bits of logical ones sent prior to every transaction when ENET <sub>n</sub> _MSCR[DIS_PRE] is cleared. If DIS_PRE is set, the preamble is not generated.
ST	Start indication, programmed with ENET <sub>n</sub> _MMFR[ST] <ul style="list-style-type: none"> <li>Standard MDIO (Clause 22): 01</li> </ul>
OP	Opcode defines if a read or write operation is performed, programmed with ENET <sub>n</sub> _MMFR[OP]. <p>01 Write operation</p> <p>10 Read operation</p>
Addr1	The PHY device address, programmed with ENET <sub>n</sub> _MMFR[PA]. Up to 32 devices can be addressed.
Addr2	Register address, programmed with ENET <sub>n</sub> _MMFR[RA]. Each PHY can implement up to 32 registers.
TA	Turnaround time, programmed with ENET <sub>n</sub> _MMFR[TA]. Two bit-times are reserved for read operations to switch the data bus from write to read for read operations. The PHY device presents its register contents in the data phase and drives the bus from the second bit of the turnaround phase.
Data	16 bits of data, set to ENET <sub>n</sub> _MMFR[DATA], written to or read from the PHY
Idle	Between frames the MDIO data signal is tri-stated.

### 49.4.17.2 MDIO Clock Generation

The MDC clock is generated from the internal bus clock divided by the value programmed in ENET<sub>n</sub>\_MSCR[MII\_SPEED].

### 49.4.17.3 MDIO Operation

To perform a MDIO access, set the MDIO command register (ENET $n$ \_MMFR) according to the description provided in MII Management Frame Register (ENET $n$ \_MMFR).

To check when the programmed access completes, read the ENET $n$ \_EIR[MII] bit.




Figure 49-68. MDIO Access Overview

### 49.4.18 Ethernet Interfaces

The following Ethernet interfaces are implemented:

- Fast Ethernet MII (Medium Independent Interface)
- RMII 10/100 by way of interface converters/gaskets

The following table shows how to configure ENET registers to select each interface.

Mode	ECR[SPEED]	RCR[RMII_10T]	RCR[RMII_MODE]
MII - 10Mbps <sup>1</sup>	0	—	0
MII - 100Mbps <sup>1</sup>	0	—	0
RMII - 10Mbps	0	1	1
RMII - 100Mbps	0	0	1


1. Selecting between 10Mbps and 100Mbps MII mode is implicitly selected by the MII clock speed.

#### 49.4.18.1 RMII interface

In RMII receive mode, for normal reception following assertion of CRS\_DV, RXD[1:0] is 00b until the receiver determines that the receive event has a proper start of stream delimiter (SSD).


**Functional Description**

The preamble appears (RXD[1:0]=01) and the MACs begin capturing data following detection of SFD.




**Figure 49-69. RMIi receive operation**

If a false carrier is detected (bad SSD), then RXD[1:0] is 10b until the end of the receive event. This is a unique pattern since a false carrier can only occur at the beginning of a packet where the preamble is decoded (RXD[1:0] = 01b).



**Figure 49-70. RMIi receive operation with false carrier**

In RMIi transmit mode, TXD[1:0] provides valid data for each REF\_CLK period while TXEN is asserted.




**Figure 49-71. RMIi transmit operation**

### 49.4.18.2 MII Interface — Transmit


On transmit, all data transfers are synchronous to MII\_TXCLK rising edge. The MII data enable signal MII\_TXEN is asserted to indicate the start of a new frame and remains asserted until the last byte of the frame is present on the MII\_TXD[3:0] bus.

Between frames, MII\_TXEN remains deasserted.



**Figure 49-72. MII Transmit Operation**

If a frame is received on the FIFO interface with an error (e.g., RxBD[ME] set) the frame is subsequently transmitted with the MII\_TXER error signal for one clock cycle at any time during the packet transfer.



**Figure 49-73. MII Transmit Operation — Errored Frame**

### 49.4.18.2.1 Transmit with Collision — Half Duplex

When a collision is detected during a frame transmission (MII\_COL asserted), the MAC stops the current transmission, sends a 32-bit jam pattern, and re-transmits the current frame.

(See [Collision Detection in Half Duplex Mode](#) for details)




Figure 49-74. MII Transmit Operation — Transmission with Collision

### 49.4.18.3 MII Interface — Receive

On receive all signals are sampled on the MII\_RXCLK rising edge. The MII data enable signal, MII\_RXDV, is asserted by the PHY to indicate the start of a new frame and remains asserted until the last byte of the frame is present on MII\_RXD[3:0] bus.

Between frames, MII\_RXDV remains de-asserted.





Figure 49-75. MII Receive Operation

If the PHY detects an error on the frame received from the line, the PHY asserts the MII error signal, MII\_RXER, for at least one clock cycle at any time during the packet transfer.



**Figure 49-76. MII Receive Operation — Errored Frame**

A frame received on the MII interface with a PHY error indication is subsequently transferred on the FIFO interface with RxBDF[ME] set.



# Chapter 50

## Universal Serial Bus OTG Controller (USBOTG)

### 50.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

This section describes the USB. The OTG implementation in this module provides limited host functionality as well as device solutions for implementing a USB 2.0 full-speed/low-speed compliant peripheral. The OTG implementation supports the On-The-Go (OTG) addendum to the USB 2.0 Specification. Only one protocol can be active at any time. A negotiation protocol must be used to switch to a USB host functionality from a USB device. This is known as the Master Negotiation Protocol (MNP).

#### 50.1.1 USB

The USB is a cable bus that supports data exchange between a host computer and a wide range of simultaneously accessible peripherals. The attached peripherals share USB bandwidth through a host-scheduled, token-based protocol. The bus allows peripherals to be attached, configured, used, and detached while the host and other peripherals are in operation.


USB software provides a uniform view of the system for all application software, hiding implementation details making application software more portable. It manages the dynamic attach and detach of peripherals.

There is only one host in any USB system. The USB interface to the host computer system is referred to as the Host Controller.

There may be multiple USB devices in any system such as joysticks, speakers, printers, etc. USB devices present a standard USB interface in terms of comprehension, response, and standard capability.

The host initiates transactions to specific peripherals, while the device responds to control transactions. The device sends and receives data to and from the host using a standard USB data format. USB 2.0 full-speed /low-speed peripherals operate at 12Mb/s or 1.5 Mb/s.

For additional information, refer to the USB 2.0 specification.



**Figure 50-1. Example USB 2.0 System Configuration**

### 50.1.2 USB On-The-Go

USB (Universal Serial Bus) is a popular standard for connecting peripherals and portable consumer electronic devices such as digital cameras and hand-held computers to host PCs. The On-The-Go (OTG) Supplement to the USB Specification extends USB to peer-to-peer application. Using USB OTG technology consumer electronics, peripherals and portable devices can connect to each other (for example, a digital camera can connect directly to a printer, or a keyboard can connect to a Personal Digital Assistant) to exchange data.

With the USB On-The-Go product, you can develop a fully USB-compliant peripheral device that can also assume the role of a USB host. Software determines the role of the device based on hardware signals, and then initializes the device in the appropriate mode of operation (host or peripheral) based on how it is connected. After connecting the devices can negotiate using the OTG protocols to assume the role of host or peripheral based on the task to be accomplished.

For additional information, refer to the *On-The-Go Supplement to the USB 2.0 Specification*.




Figure 50-2. Example USB 2.0 On-The-Go Configurations

### 50.1.3 USB-FS Features

- USB 1.1 and 2.0 compliant full-speed device controller
- 16-Bidirectional end points
- DMA or FIFO data stream interfaces
- Low-power consumption
- On-The-Go protocol logic

## 50.2 Functional Description

The USB-FS 2.0 full-speed/low-speed module communicates with the processor core through status registers, control registers, and data structures in memory.

## 50.2.1 Data Structures

The function of the device operation is to transfer a request in the memory image to and from the Universal Serial Bus. To efficiently manage USB endpoint communications the USB-FS implements a Buffer Descriptor Table (BDT) in system memory. See [Figure 50-3](#).

## 50.3 Programmers Interface

This section discusses the major components of the programming model for the USB module.

### 50.3.1 Buffer Descriptor Table

To efficiently manage USB endpoint communications the USB-FS implements a Buffer Descriptor Table (BDT) in system memory. The BDT resides on a 512 byte boundary in system memory and is pointed to by the BDT Page Registers. Every endpoint direction requires two eight-byte Buffer Descriptor entries. Therefore, a system with 16 fully bidirectional endpoints would require 512 bytes of system memory to implement the BDT. The two Buffer Descriptor (BD) entries allows for an EVEN BD and ODD BD entry for each endpoint direction. This allows the microprocessor to process one BD while the USB-FS is processing the other BD. Double buffering BDs in this way allows the USB-FS to easily transfer data at the maximum throughput provided by USB.

The software API intelligently manages buffers for the USB-FS by updating the BDT when needed. This allows the USB-FS to efficiently manage data transmission and reception, while the microprocessor performs communication overhead processing and other function dependent applications. Because the buffers are shared between the microprocessor and the USB-FS a simple semaphore mechanism is used to distinguish who is allowed to update the BDT and buffers in system memory. A semaphore bit, the OWN bit, is cleared to 0 when the BD entry is owned by the microprocessor. The microprocessor is allowed read and write access to the BD entry and the buffer in system memory when the OWN bit is 0. When the OWN bit is set to 1, the BD entry and the buffer in system memory are owned by the USB-FS. The USB-FS now has full read and write access and the microprocessor should not modify the BD or its corresponding data buffer. The BD also contains indirect address pointers to where the actual buffer resides in system memory. This indirect address mechanism is shown in the following diagram.




Figure 50-3. Buffer Descriptor Table

### 50.3.2 Rx vs. Tx as a USB Target Device or USB Host

The USB-FS core uses software control to switch between two modes of operation:

- USB target device
- USB hosts

In either mode, USB host or USB target device, the same data paths and buffer descriptors are used for the transmission and reception of data. For this reason, a USB-FS core centric nomenclature is used to describe the direction of the data transfer between the USB-FS core and the USB:

**Rx (or receive)**

describes transfers that move data from the USB to memory.

**Tx (or transmit)**

describes transfers that move data from memory to the USB.

The following table shows how the data direction corresponds to the USB token type in host and target device applications.

Table 50-1. Data Direction for USB Host or USB Target

	Rx	Tx
Device	OUT or Setup	IN

Table continues on the next page...

**Table 50-1. Data Direction for USB Host or USB Target (continued)**

	Rx	Tx
Host	IN	Out or Setup

### 50.3.3 Addressing Buffer Descriptor Table Entries

An understanding of the addressing mechanism of the Buffer Descriptor Table is useful when accessing endpoint data via the USB-FS or microprocessor. Some points of interest are:

- The Buffer Descriptor Table occupies up to 512 bytes of system memory.
- 16 bidirectional endpoints can be supported with a full BDT of 512 bytes.
- 16 bytes are needed for each USB endpoint direction.
- Applications with less than 16 endpoints require less RAM to implement the BDT.
- The BDT Page Registers point to the starting location of the BDT.
- The BDT must be located on a 512-byte boundary in system memory.
- All enabled TX and RX endpoint BD entries are indexed into the BDT to allow easy access via the USB-FS or MCU core.

When a USB token on an enabled endpoint is received, the USB-FS uses its integrated DMA controller to interrogate the BDT. The USB-FS reads the corresponding endpoint BD entry to determine if it owns the BD and corresponding buffer in system memory.

To compute the entry point in to the BDT, the BDT\_PAGE registers is concatenated with the current endpoint and the TX and ODD fields to form a 32-bit address. This address mechanism is shown in the following diagrams:

**Table 50-2. BDT Address Calculation Fields**

Field	Description
BDT_PAGE	BDT_PAGE registers in the Control Register Block
END_POINT	END POINT field from the USB TOKEN
TX	1 for an TX transmit transfers and 0 for an RX receive transfers
ODD	This bit is maintained within the USB-FS SIE. It corresponds to the buffer currently in use. The buffers are used in a ping-pong fashion.

### 50.3.4 Buffer Descriptor Formats

The Buffer Descriptors (BD) provide endpoint buffer control information for the USB-FS and microprocessor. The Buffer Descriptors have different meaning based on whether it is the USB-FS or microprocessor reading the BD in memory.

The USB-FS Controller uses the data stored in the BDs to determine:

- Who owns the buffer in system memory
- Data0 or Data1 PID
- Release Own upon packet completion
- No address increment (FIFO Mode)
- Data toggle synchronization enable
- How much data is to be transmitted or received
- Where the buffer resides in system memory

While the microprocessor uses the data stored in the BDs to determine:

- Who owns the buffer in system memory
- Data0 or Data1 PID
- The received TOKEN PID
- How much data was transmitted or received
- Where the buffer resides in system memory

The format for the BD is shown in the following figure.

**Table 50-3. Buffer Descriptor Byte Format**

31:26	25:16	15:8	7	6	5	4	3	2	1	0
RSVD	BC (10 bits)	RSVD	OWN	DATA0/1	KEEP/ TOK_PID[3]	NINC/ TOK_PID[2]	DTS/ TOK_PID[1]	BDT_STALL/ TOK_PID[0]	0	0
Buffer Address (32-Bits)										

**Table 50-4. Buffer Descriptor Byte Fields**

Field	Description
31 –26 RSVD	Reserved
25 –16 BC[9:0]	The Byte Count bits represent the 10-bit Byte Count. The USB-FS SIE changes this field upon the completion of a RX transfer with the byte count of the data received.
15 –8 RSVD	Reserved

*Table continues on the next page...*

**Table 50-4. Buffer Descriptor Byte Fields (continued)**

Field	Description
7 OWN	<p>The OWN bit determines whether the microprocessor or the USB-FS currently owns the buffer. Except when KEEP=1, the SIE writes a 0 to this bit when it has completed a token. This byte of the BD should always be the last byte the microprocessor updates when it initializes a BD.</p> <p><b>0</b></p> <p>The microprocessor has exclusive access to the BD. The USB-FS ignores all other fields in the BD.</p> <p><b>1</b></p> <p>USB-FS has exclusive access to the BD. After the BD has been assigned to the USB-FS, the microprocessor should not change it in any way.</p>
6 DATA0/1	<p>This bit defines if a DATA0 field (DATA0/1=0) or a DATA1 (DATA0/1=1) field was transmitted or received. It is unchanged by the USB-FS.</p>
5 KEEP/ TOK_PID[3]	<p>Typically this bit is set (that is, 1) with ISO endpoints feeding a FIFO. The microprocessor is not informed that a token has been processed, the data is simply transferred to or from the FIFO. If KEEP is set, normally the NINC bit is also set to prevent address increment.</p> <p><b>0</b></p> <p>Bit 3 of the current token PID is written back in to the BD by the USB-FS. Allows the USB-FS to release the BD when a token has been processed.</p> <p><b>1</b></p> <p>This bit is unchanged by the USB-FS. If the OWN bit also is set, the BD remains owned by the USB-FS forever.</p>
4 NINC/ TOK_PID[2]	<p>The No Increment (NINC) bit disables the DMA engine address increment. This forces the DMA engine to read or write from the same address. This is useful for endpoints when data needs to be read from or written to a single location such as a FIFO. Typically this bit is set with the KEEP bit for ISO endpoints that are interfacing to a FIFO.</p> <p><b>0</b></p> <p>the USB-FS writes bit 2 of the current token PID to the BD.</p> <p><b>1</b></p> <p>This bit is unchanged by the USB-FS.</p>
3 DTS/ TOK_PID[1]	<p>Setting this bit enables the USB-FS to perform Data Toggle Synchronization.</p> <ul style="list-style-type: none"> <li>• If KEEP=0, bit 1 of the current token PID is written back to the BD.</li> <li>• If KEEP=1, this bit is unchanged by the USB-FS.</li> </ul> <p><b>0</b></p> <p>Data Toggle Synchronization is disabled.</p> <p><b>1</b></p> <p>Enables the USB-FS to perform Data Toggle Synchronization.</p>

*Table continues on the next page...*

**Table 50-4. Buffer Descriptor Byte Fields (continued)**

Field	Description
2 BDT_STALL TOK_PID[0]	<p>Setting this bit causes the USB-FS to issue a STALL handshake if a token is received by the SIE that would use the BDT in this location. The BDT is not consumed by the SIE (the owns bit remains set and the rest of the BDT is unchanged) when a BDT-STALL bit is set.</p> <ul style="list-style-type: none"> <li>• If KEEP=0, bit 0 of the current token PID is written back to the BD.</li> <li>• If KEEP=1, this bit is unchanged by the USB-FS.</li> </ul> <p><b>0</b> No stall issued.</p> <p><b>1</b> The BDT is not consumed by the SIE (the OWN bit remains set and the rest of the BDT is unchanged).</p>
TOK_PID[n]	<p>Bits [5:2] can also represent the current token PID. The current token PID is written back in to the BD by the USB-FS when a transfer completes. The values written back are the token PID values from the USB specification:</p> <ul style="list-style-type: none"> <li>• 0x1 for an OUT token.</li> <li>• 0x9 for an IN token.</li> <li>• 0xd for a SETUP token.</li> </ul> <p>In host mode, this field is used to report the last returned PID or a transfer status indication. The possible values returned are:</p> <ul style="list-style-type: none"> <li>• 0x3 DATA0</li> <li>• 0xb DATA1</li> <li>• 0x2 ACK</li> <li>• 0xe STALL</li> <li>• 0xa NAK</li> <li>• 0x0 Bus Timeout</li> <li>• 0xf Data Error</li> </ul>
1–0 Reserved	Reserved, should read as zeroes.
ADDR[31:0]	The Address bits represent the 32 -bit buffer address in system memory. These bits are unchanged by the USB-FS.

### 50.3.5 USB Transaction


When the USB-FS transmits or receives data, it computes the BDT address using the address generation shown in "Addressing Buffer Descriptor Entries" table.

If OWN =1, the following process occurs:

1. The USB-FS reads the BDT.
2. The SIE transfers the data via the DMA to or from the buffer pointed to by the ADDR field of the BD.
3. When the TOKEN is complete, the USB-FS updates the BDT and, if KEEP=0, changes the OWN bit to 0.
4. The STAT register is updated and the TOK\_DNE interrupt is set.

5. When the microprocessor processes the TOK\_DNE interrupt, it reads from the status register all the information needed to process the endpoint.
6. At this point, the microprocessor allocates a new BD so additional USB data can be transmitted or received for that endpoint, and then processes the last BD.

The following figure shows a timeline of how a typical USB token is processed after the BDT is read and OWN=1.



**Figure 50-4. USB Token Transaction**

The USB has two sources for the DMA overrun error:

**Memory Latency**

The memory latency on the BVCI initiator interface may be too high and cause the receive FIFO to overflow. This is predominantly a hardware performance issue, usually caused by transient memory access issues.

**Oversized Packets**

The packet received may be larger than the negotiated *MaxPacket* size. Typically, this is caused by a software bug. For DMA overrun errors due to oversized data packets, the USB specification is ambiguous. It assumes correct software drivers on both sides. NAKing the packet can result in retransmission of the already oversized packet data. Therefore, in response to oversized packets, the USB core continues ACKing the packet for non-isochronous transfers.

**Table 50-5. USB Responses to DMA Overrun Errors**

Errors due to Memory Latency	Errors due to Oversized Packets
Non-Acknowledgment (NAK) or Bus Timeout (BTO) — See bit 4 in "Error Interrupt Status Register (ERR_STAT)" as appropriate for the class of transaction.	Continues acknowledging (ACKing) the packet for non-isochronous transfers.

Table continues on the next page...

**Table 50-5. USB Responses to DMA Overrun Errors (continued)**

Errors due to Memory Latency	Errors due to Oversized Packets
—	The data written to memory is clipped to the MaxPacket size so as not to corrupt system memory.
The DMA_ERR bit is set in the ERR_STAT register for host and device modes of operation. Depending on the values of the INT_ENB and ERR_ENB register, the core may assert an interrupt to notify the processor of the DMA error.	Asserts the DMA_ERR bit of the ERR_STAT register (which could trigger an interrupt) and a TOK_DNE interrupt fires. (Note: The TOK_PID field of the BDT is not 1111 because the DMA_ERR is not due to latency).
<ul style="list-style-type: none"> <li>For host mode, the TOK_DNE interrupt fires and the TOK_PID field of the BDT is 1111 to indicate the DMA latency error. Host mode software can decide to retry or move to next scheduled item.</li> <li>In device mode, the BDT is not written back nor is the TOK_DNE interrupt triggered because it is assumed that a second attempt is queued and will succeed in the future.</li> </ul>	The packet length field written back to the BDT is the MaxPacket value that represents the length of the clipped data actually written to memory.
From here, the software can decide an appropriate course of action for future transactions such as stalling the endpoint, canceling the transfer, disabling the endpoint, etc.	

## 50.4 Memory Map/Register Definitions

This section provides the memory map and detailed descriptions of all USB interface registers.

### USB memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4007_2000	Peripheral ID Register (USB0_PERID)	8	R	04h	<a href="#">50.4.1/1550</a>
4007_2004	Peripheral ID Complement Register (USB0_IDCOMP)	8	R	FBh	<a href="#">50.4.2/1550</a>
4007_2008	Peripheral Revision Register (USB0_REV)	8	R	33h	<a href="#">50.4.3/1551</a>
4007_200C	Peripheral Additional Info Register (USB0_ADDINFO)	8	R	01h	<a href="#">50.4.4/1551</a>
4007_2010	OTG Interrupt Status Register (USB0_OTGISTAT)	8	R/W	00h	<a href="#">50.4.5/1552</a>
4007_2014	OTG Interrupt Control Register (USB0_OTGICR)	8	R/W	00h	<a href="#">50.4.6/1553</a>
4007_2018	OTG Status Register (USB0_OTGSTAT)	8	R/W	00h	<a href="#">50.4.7/1554</a>

Table continues on the next page...

## USB memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4007_201C	OTG Control Register (USB0_OTGCTL)	8	R/W	00h	50.4.8/ 1555
4007_2080	Interrupt Status Register (USB0_ISTAT)	8	R/W	00h	50.4.9/ 1556
4007_2084	Interrupt Enable Register (USB0_INTEN)	8	R/W	00h	50.4.10/ 1557
4007_2088	Error Interrupt Status Register (USB0_ERRSTAT)	8	R/W	00h	50.4.11/ 1558
4007_208C	Error Interrupt Enable Register (USB0_ERREN)	8	R/W	00h	50.4.12/ 1559
4007_2090	Status Register (USB0_STAT)	8	R	00h	50.4.13/ 1560
4007_2094	Control Register (USB0_CTL)	8	R/W	00h	50.4.14/ 1561
4007_2098	Address Register (USB0_ADDR)	8	R/W	00h	50.4.15/ 1562
4007_209C	BDT Page Register 1 (USB0_BDTPAGE1)	8	R/W	00h	50.4.16/ 1563
4007_20A0	Frame Number Register Low (USB0_FRMNUML)	8	R/W	00h	50.4.17/ 1563
4007_20A4	Frame Number Register High (USB0_FRMNUMH)	8	R/W	00h	50.4.18/ 1564
4007_20A8	Token Register (USB0_TOKEN)	8	R/W	00h	50.4.19/ 1565
4007_20AC	SOF Threshold Register (USB0_SOFTHLD)	8	R/W	00h	50.4.20/ 1566
4007_20B0	BDT Page Register 2 (USB0_BDTPAGE2)	8	R/W	00h	50.4.21/ 1566
4007_20B4	BDT Page Register 3 (USB0_BDTPAGE3)	8	R/W	00h	50.4.22/ 1567
4007_20C0	Endpoint Control Register (USB0_ENDPT0)	8	R/W	00h	50.4.23/ 1567
4007_20C4	Endpoint Control Register (USB0_ENDPT1)	8	R/W	00h	50.4.23/ 1567
4007_20C8	Endpoint Control Register (USB0_ENDPT2)	8	R/W	00h	50.4.23/ 1567
4007_20CC	Endpoint Control Register (USB0_ENDPT3)	8	R/W	00h	50.4.23/ 1567
4007_20D0	Endpoint Control Register (USB0_ENDPT4)	8	R/W	00h	50.4.23/ 1567

Table continues on the next page...

## USB memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4007_20D4	Endpoint Control Register (USB0_ENDPT5)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_20D8	Endpoint Control Register (USB0_ENDPT6)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_20DC	Endpoint Control Register (USB0_ENDPT7)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_20E0	Endpoint Control Register (USB0_ENDPT8)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_20E4	Endpoint Control Register (USB0_ENDPT9)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_20E8	Endpoint Control Register (USB0_ENDPT10)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_20EC	Endpoint Control Register (USB0_ENDPT11)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_20F0	Endpoint Control Register (USB0_ENDPT12)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_20F4	Endpoint Control Register (USB0_ENDPT13)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_20F8	Endpoint Control Register (USB0_ENDPT14)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_20FC	Endpoint Control Register (USB0_ENDPT15)	8	R/W	00h	<a href="#">50.4.23/1567</a>
4007_2100	USB Control Register (USB0_USBCTRL)	8	R/W	C0h	<a href="#">50.4.24/1568</a>
4007_2104	USB OTG Observe Register (USB0_OBSERVE)	8	R	50h	<a href="#">50.4.25/1569</a>
4007_2108	USB OTG Control Register (USB0_CONTROL)	8	R/W	00h	<a href="#">50.4.26/1570</a>
4007_210C	USB Transceiver Control Register 0 (USB0_USBTRC0)	8	R/W	00h	<a href="#">50.4.27/1570</a>
4007_2114	Frame Adjust Register (USB0_USBFMADJUST)	8	R/W	00h	<a href="#">50.4.28/1571</a>

### 50.4.1 Peripheral ID Register (USBx\_PERID)

The Peripheral ID Register reads back the value of 0x04. This value is defined for the USB Peripheral.

Addresses: USB0\_PERID is 4007\_2000h base + 0h offset = 4007\_2000h



**USBx\_PERID field descriptions**

Field	Description
7–6 Reserved	This read-only field is reserved and always has the value zero.
5–0 ID	Peripheral identification bits These bits always read 0x04 (00_0100)

### 50.4.2 Peripheral ID Complement Register (USBx\_IDCOMP)

The Peripheral ID Complement Register reads back the complement of the Peripheral ID Register. For the USB Peripheral, this is the value 0xFB.

Addresses: USB0\_IDCOMP is 4007\_2000h base + 4h offset = 4007\_2004h



**USBx\_IDCOMP field descriptions**

Field	Description
7–6 Reserved	This read-only field is reserved and always has the value one. These bits always read ones
5–0 NID	Ones complement of peripheral identification bits.

### 50.4.3 Peripheral Revision Register (USBx\_REV)

This register contains the revision number of the USB Module.

Addresses: USB0\_REV is 4007\_2000h base + 8h offset = 4007\_2008h

Bit	7	6	5	4	3	2	1	0
Read	REV							
Write								
Reset	0	0	1	1	0	0	1	1

**USBx\_REV field descriptions**

Field	Description
7-0 REV	Revision Indicate the revision number of the USB Core.

### 50.4.4 Peripheral Additional Info Register (USBx\_ADDINFO)

The Peripheral Additional info Register reads back the value of the fixed Interrupt Request Level (IRQNUM) along with the Host Enable bit. If set to 1, the Host Enable bit indicates the USB peripheral is operating in host mode.

Addresses: USB0\_ADDINFO is 4007\_2000h base + Ch offset = 4007\_200Ch

Bit	7	6	5	4	3	2	1	0
Read	IRQNUM				0		IEHOST	
Write								
Reset	0	0	0	0	0	0	0	1

**USBx\_ADDINFO field descriptions**

Field	Description
7-3 IRQNUM	Assigned Interrupt Request Number
2-1 Reserved	This read-only field is reserved and always has the value zero.
0 IEHOST	This bit is set if host mode is enabled.

## 50.4.5 OTG Interrupt Status Register (USBx\_OTGISTAT)

The OTG Interrupt Status Register records changes of the ID sense and VBUS signals. Software can read this register to determine which event has caused an interrupt. Only bits that have changed since the last software read are set. Writing a one to a bit clears the associated interrupt.

Addresses: USB0\_OTGISTAT is 4007\_2000h base + 10h offset = 4007\_2010h

Bit	7	6	5	4	3	2	1	0
Read	IDCHG	ONEMSEC	LINE_STATE_CHG	0	SESSVLDCHG	B_SESS_CHG	0	AVBUSCHG
Write								
Reset	0	0	0	0	0	0	0	0

### USBx\_OTGISTAT field descriptions

Field	Description
7 IDCHG	This bit is set when a change in the ID Signal from the USB connector is sensed.
6 ONEMSEC	This bit is set when the 1 millisecond timer expires. This bit stays asserted until cleared by software. The interrupt must be serviced every millisecond to avoid losing 1msec counts.
5 LINE_STATE_CHG	This bit is set when the USB line state changes. The interrupt associated with this bit can be used to detect Reset, Resume, Connect, and Data Line Pulse signals.
4 Reserved	This read-only field is reserved and always has the value zero.
3 SESSVLDCHG	This bit is set when a change in VBUS is detected indicating a session valid or a session no longer valid.
2 B_SESS_CHG	This bit is set when a change in VBUS is detected on a B device.
1 Reserved	This read-only field is reserved and always has the value zero.
0 AVBUSCHG	This bit is set when a change in VBUS is detected on an A device.

## 50.4.6 OTG Interrupt Control Register (USBx\_OTGICR)

The OTG Interrupt Control Register enables the corresponding interrupt status bits defined in the OTG Interrupt Status Register.

Addresses: USB0\_OTGICR is 4007\_2000h base + 14h offset = 4007\_2014h

Bit	7	6	5	4	3	2	1	0
Read	IDEN	ONEMSECEN	LINESTATEEN	0	SESSVLDEN	BSESSEN	0	AVBUSEN
Write								
Reset	0	0	0	0	0	0	0	0


### USBx\_OTGICR field descriptions

Field	Description
7 IDEN	ID interrupt enable 0 The ID interrupt is disabled 1 The ID interrupt is enabled
6 ONEMSECEN	1 millisecond interrupt enable 0 The 1msec timer interrupt is disabled. 1 The 1msec timer interrupt is enabled.
5 LINESTATEEN	Line State change interrupt enable 0 The LINE_STAT_CHG interrupt is disabled. 1 The LINE_STAT_CHG interrupt is enabled
4 Reserved	This read-only field is reserved and always has the value zero.
3 SESSVLDEN	Session valid interrupt enable 0 The SESSVLDCHG interrupt is disabled. 1 The SESSVLDCHG interrupt is enabled.
2 BSESSEN	B Session END interrupt enable 0 The B_SESS_CHG interrupt is disabled 1 The B_SESS_CHG interrupt is enabled
1 Reserved	This read-only field is reserved and always has the value zero.
0 AVBUSEN	A VBUS Valid interrupt enable 0 The AVBUSCHG interrupt is disabled 1 The AVBUSCHG interrupt is enabled

### 50.4.7 OTG Status Register (USBx\_OTGSTAT)

The OTG Status Register displays the actual value from the external comparator outputs of the ID pin and VBUS.

Addresses: USB0\_OTGSTAT is 4007\_2000h base + 18h offset = 4007\_2018h



**USBx\_OTGSTAT field descriptions**

Field	Description
7 ID	Indicates the current state of the ID pin on the USB connector 0 Indicates a Type A cable has been plugged into the USB connector 1 Indicates no cable is attached or a Type B cable has been plugged into the USB connector
6 ONEMSECEN	This bit is reserved for the 1msec count, but it is not useful to software.
5 LINESTATESTABLE	This bit indicates that the internal signals that control the LINE_STATE_CHG bit (bit 5) of the OTGSTAT register have been stable for at least 1 millisecond. First read the LINE_STATE_CHG bit, and then read this bit. If this bit reads as 1, then the value of LINE_STATE_CHG can be considered stable. 0 The LINE_STAT_CHG bit is not yet stable. 1 The LINE_STAT_CHG bit has been debounced and is stable.
4 Reserved	This read-only field is reserved and always has the value zero.
3 SESS_VLD	Session valid 0 The VBUS voltage is below the B session Valid threshold 1 The VBUS voltage is above the B session Valid threshold.
2 BSESSEND	B Session END 0 The VBUS voltage is above the B session End threshold. 1 The VBUS voltage is below the B session End threshold.
1 Reserved	This read-only field is reserved and always has the value zero.
0 AVBUSVLD	A VBUS Valid 0 The VBUS voltage is below the A VBUS Valid threshold. 1 The VBUS voltage is above the A VBUS Valid threshold.

## 50.4.8 OTG Control Register (USBx\_OTGCTL)

The OTG Control Register controls the operation of VBUS and Data Line termination resistors.

Addresses: USB0\_OTGCTL is 4007\_2000h base + 1Ch offset = 4007\_201Ch

Bit	7	6	5	4	3	2	1	0
Read	DPHIGH	0	DPLOW	DMLOW	0	OTGEN	0	
Write								
Reset	0	0	0	0	0	0	0	0

### USBx\_OTGCTL field descriptions

Field	Description
7 DPHIGH	D+ Data Line pullup resistor enable 0 D+ pullup resistor is not enabled 1 D+ pullup resistor is enabled
6 Reserved	This read-only field is reserved and always has the value zero.
5 DPLOW	D+ Data Line pull-down resistor enable This bit should always be enabled together with bit 4 (DMLOW) 0 D+ pulldown resistor is not enabled. 1 D+ pulldown resistor is enabled.
4 DMLOW	D- Data Line pull-down resistor enable 0 D- pulldown resistor is not enabled. 1 D- pulldown resistor is enabled.
3 Reserved	This read-only field is reserved and always has the value zero.
2 OTGEN	On-The-Go pullup/pulldown resistor enable 0 If USB_EN is set and HOST_MODE is clear in the Control Register (CTL), then the D+ Data Line pull-up resistors are enabled. If HOST_MODE is set the D+ and D- Data Line pull-down resistors are engaged. 1 The pull-up and pull-down controls in this register are used.
1-0 Reserved	This read-only field is reserved and always has the value zero.

## 50.4.9 Interrupt Status Register (USBx\_ISTAT)

The Interrupt Status Register contains bits for each of the interrupt sources within the USB Module. Each of these bits are qualified with their respective interrupt enable bits. All bits of this register are logically OR'd together along with the OTG Interrupt Status Register (OTGSTAT) to form a single interrupt source for the processor's interrupt controller. After an interrupt bit has been set it may only be cleared by writing a one to the respective interrupt bit. This register contains the value of 0x00 after a reset.

Addresses: USB0\_ISTAT is 4007\_2000h base + 80h offset = 4007\_2080h

Bit	7	6	5	4	3	2	1	0
Read	STALL	ATTACH	RESUME	SLEEP	TOKDNE	SOFTOK	ERROR	USBRST
Write	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0

### USBx\_ISTAT field descriptions

Field	Description
7 STALL	<p>Stall Interrupt</p> <p>In Target mode this bit is asserted when a STALL handshake is sent by the SIE.</p> <p>In Host mode this bit is set when the USB Module detects a STALL acknowledge during the handshake phase of a USB transaction. This interrupt can be use to determine is the last USB transaction was completed successfully or if it stalled.</p>
6 ATTACH	<p>Attach Interrupt</p> <p>This bit is set when the USB Module detects an attach of a USB device. This signal is only valid if HOSTMODEEN is true. This interrupt signifies that a peripheral is now present and must be configured.</p>
5 RESUME	<p>This bit is set depending upon the DP/DM signals, and can be used to signal remote wake-up signaling on the USB bus. When not in suspend mode this interrupt should be disabled.</p>
4 SLEEP	<p>This bit is set when the USB Module detects a constant idle on the USB bus for 3 milliseconds. The sleep timer is reset by activity on the USB bus.</p>
3 TOKDNE	<p>This bit is set when the current token being processed has completed. The processor should immediately read the STAT register to determine the EndPoint and BD used for this token. Clearing this bit (by writing a one) causes the STAT register to be cleared or the STAT holding register to be loaded into the STAT register.</p>
2 SOFTOK	<p>This bit is set when the USB Module receives a Start Of Frame (SOF) token.</p> <p>In Host mode this bit is set when the SOF threshold is reached, so that software can prepare for the next SOF.</p>
1 ERROR	<p>This bit is set when any of the error conditions within the ERRSTAT register occur. The processor must then read the ERRSTAT register to determine the source of the error.</p>
0 USBRST	<p>This bit is set when the USB Module has decoded a valid USB reset. This informs the Microprocessor that it should write 0x00 into the address register and enable endpoint 0. USBRST is set after a USB reset has been detected for 2.5 microseconds. It is not asserted again until the USB reset condition has been removed and then reasserted.</p>

### 50.4.10 Interrupt Enable Register (USBx\_INTEN)

The Interrupt Enable Register contains enable bits for each of the interrupt sources within the USB Module. Setting any of these bits enables the respective interrupt source in the ISTAT register. This register contains the value of 0x00 after a reset.

Addresses: USB0\_INTEN is 4007\_2000h base + 84h offset = 4007\_2084h

Bit	7	6	5	4	3	2	1	0
Read	STALLEN	ATTACHEN	RESUMEEN	SLEEPEN	TOKDNEEN	SOFTOKEN	ERROREN	USBRSTEN
Write								
Reset	0	0	0	0	0	0	0	0

#### USBx\_INTEN field descriptions

Field	Description
7 STALLEN	STALL Interrupt Enable 0 The STALL interrupt is not enabled. 1 The STALL interrupt is enabled.
6 ATTACHEN	ATTACH Interrupt Enable 0 The ATTACH interrupt is not enabled. 1 The ATTACH interrupt is enabled.
5 RESUMEEN	RESUME Interrupt Enable 0 The RESUME interrupt is not enabled. 1 The RESUME interrupt is enabled.
4 SLEEPEN	SLEEP Interrupt Enable 0 The SLEEP interrupt is not enabled. 1 The SLEEP interrupt is enabled.
3 TOKDNEEN	TOKDNE Interrupt Enable 0 The TOKDNE interrupt is not enabled. 1 The TOKDNE interrupt is enabled.
2 SOFTOKEN	SOFTOK Interrupt Enable 0 The SOFTOK interrupt is not enabled. 1 The SOFTOK interrupt is enabled.
1 ERROREN	ERROR Interrupt Enable 0 The ERROR interrupt is not enabled. 1 The ERROR interrupt is enabled.
0 USBRSTEN	USBRST Interrupt Enable 0 The USBRST interrupt is not enabled. 1 The USBRST interrupt is enabled.

### 50.4.11 Error Interrupt Status Register (USBx\_ERRSTAT)

The Error Interrupt Status Register contains enable bits for each of the error sources within the USB Module. Each of these bits are qualified with their respective error enable bits. All bits of this Register are logically OR'd together and the result placed in the ERROR bit of the ISTAT register. After an interrupt bit has been set it may only be cleared by writing a one to the respective interrupt bit. Each bit is set as soon as the error conditions is detected. Therefore, the interrupt does not typically correspond with the end of a token being processed. This register contains the value of 0x00 after a reset.

Addresses: USB0\_ERRSTAT is 4007\_2000h base + 88h offset = 4007\_2088h

Bit	7	6	5	4	3	2	1	0
Read	BTSERR	0	DMAERR	BTOERR	DFN8	CRC16	CRC5EOF	PIDERR
Write	w1c		w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0

#### USBx\_ERRSTAT field descriptions

Field	Description
7 BTSERR	This bit is set when a bit stuff error is detected. If set, the corresponding packet is rejected due to the error.
6 Reserved	This read-only field is reserved and always has the value zero.
5 DMAERR	This bit is set if the USB Module has requested a DMA access to read a new BDT but has not been given the bus before it needs to receive or transmit data. If processing a TX transfer this would cause a transmit data underflow condition. If processing a RX transfer this would cause a receive data overflow condition. This interrupt is useful when developing device arbitration hardware for the microprocessor and the USB Module to minimize bus request and bus grant latency. This bit is also set if a data packet to or from the host is larger than the buffer size allocated in the BDT. In this case the data packet is truncated as it is put into buffer memory.
4 BTOERR	This bit is set when a bus turnaround timeout error occurs. The USB Module contains a bus turnaround timer that keeps track of the amount of time elapsed between the token and data phases of a SETUP or OUT TOKEN or the data and handshake phases of a IN TOKEN. If more than 16 bit times are counted from the previous EOP before a transition from IDLE, a bus turnaround timeout error occurs.
3 DFN8	This bit is set if the data field received was not 8 bits in length. USB Specification 1.0 requires that data fields be an integral number of bytes. If the data field was not an integral number of bytes, this bit is set.
2 CRC16	This bit is set when a data packet is rejected due to a CRC16 error.
1 CRC5EOF	This error interrupt has two functions. When the USB Module is operating in peripheral mode (HOSTMODEEN=0), this interrupt detects CRC5 errors in the token packets generated by the host. If set the token packet was rejected due to a CRC5 error.  When the USB Module is operating in host mode (HOSTMODEEN=1), this interrupt detects End Of Frame (EOF) error conditions. This occurs when the USB Module is transmitting or receiving data and the SOF counter reaches zero. This interrupt is useful when developing USB packet scheduling software to ensure that no USB transactions cross the start of the next frame.

Table continues on the next page...

## USBx\_ERRSTAT field descriptions (continued)

Field	Description
0 PIDERR	This bit is set when the PID check field fails.

## 50.4.12 Error Interrupt Enable Register (USBx\_ERREN)

The Error Interrupt Enable Register contains enable bits for each of the error interrupt sources within the USB Module. Setting any of these bits enables the respective interrupt source in the ERRSTAT register. Each bit is set as soon as the error conditions is detected. Therefore, the interrupt does not typically correspond with the end of a token being processed. This register contains the value of 0x00 after a reset.

Addresses: USB0\_ERREN is 4007\_2000h base + 8Ch offset = 4007\_208Ch

Bit	7	6	5	4	3	2	1	0
Read		0						
Write	BTSERREN		DMAERREN	BTOERREN	DFN8EN	CRC16EN	CRC5EOFEN	PIDERREN
Reset	0	0	0	0	0	0	0	0

## USBx\_ERREN field descriptions

Field	Description
7 BTSERREN	BTSERR Interrupt Enable 0 The BTSERR interrupt is not enabled. 1 The BTSERR interrupt is enabled.
6 Reserved	This read-only field is reserved and always has the value zero.
5 DMAERREN	DMAERR Interrupt Enable 0 The DMAERR interrupt is not enabled. 1 The DMAERR interrupt is enabled.
4 BTOERREN	BTOERR Interrupt Enable 0 The BTOERR interrupt is not enabled. 1 The BTOERR interrupt is enabled.
3 DFN8EN	DFN8 Interrupt Enable 0 The DFN8 interrupt is not enabled. 1 The DFN8 interrupt is enabled.
2 CRC16EN	CRC16 Interrupt Enable 0 The CRC16 interrupt is not enabled. 1 The CRC16 interrupt is enabled.

Table continues on the next page...


**USBx\_ERREN field descriptions (continued)**

Field	Description
1 CRC5EOFEN	CRC5/EOF Interrupt Enable 0 The CRC5/EOF interrupt is not enabled. 1 The CRC5/EOF interrupt is enabled.
0 PIDERREN	PIDERR Interrupt Enable 0 The PIDERR interrupt is not enabled. 1 The PIDERR interrupt is enabled.

**50.4.13 Status Register (USBx\_STAT)**

The Status Register reports the transaction status within the USB Module. When the processor's interrupt controller has received a TOKDNE interrupt the Status Register should be read to determine the status of the previous endpoint communication. The data in the status register is valid when the TOKDNE interrupt bit is asserted. The STAT register is actually a read window into a status FIFO maintained by the USB Module. When the USB Module uses a BD, it updates the Status Register. If another USB transaction is performed before the TOKDNE interrupt is serviced, the USB Module stores the status of the next transaction in the STAT FIFO. Thus the STAT register is actually a four byte FIFO that allows the processor core to process one transaction while the SIE is processing the next transaction. Clearing the TOKDNE bit in the ISTAT register causes the SIE to update the STAT register with the contents of the next STAT value. If the data in the STAT holding register is valid, the SIE immediately reasserts to TOKDNE interrupt.

Addresses: USB0\_STAT is 4007\_2000h base + 90h offset = 4007\_2090h



**USBx\_STAT field descriptions**

Field	Description
7-4 ENDP	This four-bit field encodes the endpoint address that received or transmitted the previous token. This allows the processor core to determine which BDT entry was updated by the last USB transaction.
3 TX	Transmit Indicator 0 The most recent transaction was a Receive operation. 1 The most recent transaction was a Transmit operation.

*Table continues on the next page...*

**USBx\_STAT field descriptions (continued)**

Field	Description
2 ODD	this bit is set if the last Buffer Descriptor updated was in the odd bank of the BDT.
1–0 Reserved	This read-only field is reserved and always has the value zero.

**50.4.14 Control Register (USBx\_CTL)**

The Control Register provides various control and configuration information for the USB Module.

Addresses: USB0\_CTL is 4007\_2000h base + 94h offset = 4007\_2094h

Bit	7	6	5	4	3	2	1	0
Read	JSTATE	SE0	TXSUSPENDTOKENBUSY	RESET	HOSTMODEEN	RESUME	ODDRST	USBENSOFEN
Write								
Reset	0	0	0	0	0	0	0	0

**USBx\_CTL field descriptions**

Field	Description
7 JSTATE	Live USB differential receiver JSTATE signal The polarity of this signal is affected by the current state of LSEN .
6 SE0	Live USB Single Ended Zero signal
5 TXSUSPENDTOKENBUSY	When the USB Module is in Host mode TOKEN_BUSY is set when the USB Module is busy executing a USB token and no more token commands should be written to the Token Register. Software should check this bit before writing any tokens to the Token Register to ensure that token commands are not lost. In Target mode TXD_SUSPEND is set when the SIE has disabled packet transmission and reception. Clearing this bit allows the SIE to continue token processing. This bit is set by the SIE when a Setup Token is received allowing software to dequeue any pending packet transactions in the BDT before resuming token processing.
4 RESET	Setting this bit enables the USB Module to generate USB reset signaling. This allows the USB Module to reset USB peripherals. This control signal is only valid in Host mode (HOSTMODEEN=1). Software must set RESET to 1 for the required amount of time and then clear it to 0 to end reset signaling. For more information on RESET signaling see Section 7.1.4.3 of the USB specification version 1.0.
3 HOSTMODEEN	When set to 1, this bit enables the USB Module to operate in Host mode. In host mode, the USB module performs USB transactions under the programmed control of the host processor.

Table continues on the next page...


**USBx\_CTL field descriptions (continued)**

Field	Description
2 RESUME	When set to 1 this bit enables the USB Module to execute resume signaling. This allows the USB Module to perform remote wake-up. Software must set RESUME to 1 for the required amount of time and then clear it to 0. If the HOSTMODEEN bit is set, the USB module appends a Low Speed End of Packet to the Resume signaling when the RESUME bit is cleared. For more information on RESUME signaling see Section 7.1.4.5 of the USB specification version 1.0.
1 ODDRST	Setting this bit to 1 resets all the BDT ODD ping/pong bits to 0, which then specifies the EVEN BDT bank.
0 USBENSOFEN	<p>USB Enable</p> <p>Setting this bit causes the SIE to reset all of its ODD bits to the BDTs. Therefore, setting this bit resets much of the logic in the SIE. When host mode is enabled, clearing this bit causes the SIE to stop sending SOF tokens.</p> <p>0 The USB Module is disabled. 1 The USB Module is enabled.</p>

**50.4.15 Address Register (USBx\_ADDR)**

The Address Register holds the unique USB address that the USB Module decodes when in Peripheral mode (HOSTMODEEN=0). When operating in Host mode (HOSTMODEEN=1) the USB Module transmits this address with a TOKEN packet. This enables the USB Module to uniquely address an USB peripheral. In either mode, the USB\_EN bit within the control register must be set. The Address Register is reset to 0x00 after the reset input becomes active or the USB Module decodes a USB reset signal. This action initializes the Address Register to decode address 0x00 as required by the USB specification.

Addresses: USB0\_ADDR is 4007\_2000h base + 98h offset = 4007\_2098h



**USBx\_ADDR field descriptions**

Field	Description
7 LSEN	<p>Low Speed Enable bit</p> <p>This bit informs the USB Module that the next token command written to the token register must be performed at low speed. This enables the USB Module to perform the necessary preamble required for low-speed data transmissions.</p>

*Table continues on the next page...*

**USBx\_ADDR field descriptions (continued)**

Field	Description
6–0 ADDR	USB address  This 7-bit value defines the USB address that the USB Module decodes in peripheral mode, or transmit when in host mode.

**50.4.16 BDT Page Register 1 (USBx\_BDTPAGE1)**

The Buffer Descriptor Table Page Register 1 provides address bits 15 through 9 of the base address where the current Buffer Descriptor Table (BDT) resides in system memory. The 32-bit BDT Base Address is always aligned on 512-byte boundaries, so bits 8 through 0 of the base address are always taken as zero.

Addresses: USB0\_BDTPAGE1 is 4007\_2000h base + 9Ch offset = 4007\_209Ch

Bit	7	6	5	4	3	2	1	0
Read	BDTBA							0
Write								
Reset	0	0	0	0	0	0	0	0

**USBx\_BDTPAGE1 field descriptions**

Field	Description
7–1 BDTBA	This field provides address bits 15 through 9 of the BDT base address.
0 Reserved	This read-only field is reserved and always has the value zero.

**50.4.17 Frame Number Register Low (USBx\_FRMNUML)**

The Frame Number Register (Low and High) contains an 11-bit value used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory.

Addresses: USB0\_FRMNUML is 4007\_2000h base + A0h offset = 4007\_20A0h

Bit	7	6	5	4	3	2	1	0
Read	FRM[7:0]							
Write								
Reset	0	0	0	0	0	0	0	0

## USBx\_FRMNUML field descriptions

Field	Description
7-0 FRM[7:0]	This 8-bit field and the 3-bit field in the Frame Number Register High are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory.

## 50.4.18 Frame Number Register High (USBx\_FRMNUMH)

The Frame Number Register (Low and High) contains an 11-bit value used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory.

Addresses: USB0\_FRMNUMH is 4007\_2000h base + A4h offset = 4007\_20A4h

Bit	7	6	5	4	3	2	1	0	
Read	0					FRM[10:8]			
Write	0					FRM[10:8]			
Reset	0	0	0	0	0	0	0	0	

## USBx\_FRMNUMH field descriptions

Field	Description
7-3 Reserved	This read-only field is reserved and always has the value zero.
2-0 FRM[10:8]	This 3-bit field and the 8-bit field in the Frame Number Register Low are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory.

### 50.4.19 Token Register (USBx\_TOKEN)

The Token Register is used to perform USB transactions when in host mode (HOSTMODEEN=1). When the processor core wishes to execute a USB transaction to a peripheral, it writes the TOKEN type and endpoint to this register. After this register has been written, the USB module begins the specified USB transaction to the address contained in the address register. The processor core should always check that the TOKEN\_BUSY bit in the control register is not set before performing a write to the Token Register. This ensures token commands are not overwritten before they can be executed. The address register and endpoint control register 0 are also used when performing a token command and therefore must also be written before the Token Register. The address register is used to correctly select the USB peripheral address transmitted by the token command. The endpoint control register determines the handshake and retry policies used during the transfer.

Addresses: USB0\_TOKEN is 4007\_2000h base + A8h offset = 4007\_20A8h

Bit	7	6	5	4	3	2	1	0
Read	TOKENPID				TOKENENDPT			
Write								
Reset	0	0	0	0	0	0	0	0


#### USBx\_TOKEN field descriptions

Field	Description
7-4 TOKENPID	This 4-bit field contains the token type executed by the USB Module.  0001 OUT Token. USB Module performs an OUT (TX) transaction. 1001 IN Token. USB Module performs an In (RX) transaction. 1101 SETUP Token. USB Module performs a SETUP (TX) transaction
3-0 TOKENENDPT	This 4 bit field holds the Endpoint address for the token command. The four bit value written must be a valid endpoint.

### 50.4.20 SOF Threshold Register (USBx\_SOFTHLD)

The SOF Threshold Register is used only in Hosts mode (HOSTMODEEN=1). When in Host mode, the 14-bit SOF counter counts the interval between SOF frames. The SOF must be transmitted every 1msec so the SOF counter is loaded with a value of 12000. When the SOF counter reaches zero, a Start Of Frame (SOF) token is transmitted. The SOF threshold register is used to program the number of USB byte times before the SOF to stop initiating token packet transactions. This register must be set to a value that ensures that other packets are not actively being transmitted when the SOF time counts to zero. When the SOF counter reaches the threshold value, no more tokens are transmitted until after the SOF has been transmitted. The value programmed into the threshold register must reserve enough time to ensure the worst case transaction completes. In general the worst case transaction is a IN token followed by a data packet from the target followed by the response from the host. The actual time required is a function of the maximum packet size on the bus. Typical values for the SOF threshold are: 64-byte packets=74; 32-byte packets=42; 16-byte packets=26; 8-byte packets=18.

Addresses: USB0\_SOFTHLD is 4007\_2000h base + ACh offset = 4007\_20ACh




USBx\_SOFTHLD field descriptions

Field	Description
7-0 CNT	This 8-bit field represents the SOF count threshold in byte times.

### 50.4.21 BDT Page Register 2 (USBx\_BDTPAGE2)

The Buffer Descriptor Table Page Register 2 contains an 8-bit value used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory.

Addresses: USB0\_BDTPAGE2 is 4007\_2000h base + B0h offset = 4007\_20B0h



**USBx\_BDTPAGE2 field descriptions**

Field	Description
7–0 BDTBA	This 8 bit field provides address bits 23 through 16 of the BDT base address, which defines where the Buffer Descriptor Table resides in system memory.

**50.4.22 BDT Page Register 3 (USBx\_BDTPAGE3)**

The Buffer Descriptor Table Page Register 3 contains an 8-bit value used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory.

Addresses: USB0\_BDTPAGE3 is 4007\_2000h base + B4h offset = 4007\_20B4h

Bit	7	6	5	4	3	2	1	0
Read	BDTBA							
Write								
Reset	0	0	0	0	0	0	0	0

**USBx\_BDTPAGE3 field descriptions**

Field	Description
7–0 BDTBA	This 8 bit field provides address bits 31 through 24 of the BDT base address, which defines where the Buffer Descriptor Table resides in system memory.

**50.4.23 Endpoint Control Register (USBx\_ENDPTn)**

The Endpoint Control Registers contain the endpoint control bits for each of the 16 endpoints available within the USB Module for a decoded address. The format for these registers is shown in the following figure. Endpoint 0 (ENDPT0) is associated with control pipe 0, which is required for all USB functions. Therefore, after a USBRST interrupt occurs the processor core should set the ENDPT0 register to contain 0x0D.

In Host mode ENDPT0 is used to determine the handshake, retry and low speed characteristics of the host transfer. For Host mode control, bulk and interrupt transfers the EPHSHK bit should be set to 1. For Isochronous transfers it should be set to 0. Common values to use for ENDPT0 in host mode are 0x4D for Control, Bulk, and Interrupt transfers, and 0x4C for Isochronous transfers.

Addresses: 4007\_2000h base + C0h offset + (4d × n), where n = 0d to 15d

Bit	7	6	5	4	3	2	1	0
Read	HOSTWOHUB	RETRYDIS	0	EPCTLDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
Write								
Reset	0	0	0	0	0	0	0	0

### USBx\_ENDPTn field descriptions

Field	Description
7 HOSTWOHUB	This is a Host mode only bit and is only present in the control register for endpoint 0 (ENDPT0). When set this bit allows the host to communicate to a directly connected low speed device. When cleared, the host produces the PRE_PID then switch to low speed signaling when sending a token to a low speed device as required to communicate with a low speed device through a hub.
6 RETRYDIS	This is a Host mode only bit and is only present in the control register for endpoint 0 (ENDPT0). When set this bit causes the host to not retry NAK'ed (Negative Acknowledgement) transactions. When a transaction is NAKed, the BDT PID field is updated with the NAK PID, and the TOKEN_DNE interrupt is set. When this bit is cleared NAKed transactions is retried in hardware. This bit must be set when the host is attempting to poll an interrupt endpoint.
5 Reserved	This read-only field is reserved and always has the value zero.
4 EPCTLDIS	This bit, when set, disables control (SETUP) transfers. When cleared, control transfers are enabled. This applies if and only if the EPRXEN and EPTXEN bits are also set.
3 EPRXEN	This bit, when set, enables the endpoint for RX transfers.
2 EPTXEN	This bit, when set, enables the endpoint for TX transfers.
1 EPSTALL	When set this bit indicates that the endpoint is stalled. This bit has priority over all other control bits in the EndPoint Enable Register, but it is only valid if EPTXEN=1 or EPRXEN=1. Any access to this endpoint causes the USB Module to return a STALL handshake. After an endpoint is stalled it requires intervention from the Host Controller.
0 EPHSBK	When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint. This bit is generally set unless the endpoint is Isochronous.

### 50.4.24 USB Control Register (USBx\_USBCTRL)

Addresses: USB0\_USBCTRL is 4007\_2000h base + 100h offset = 4007\_2100h

Bit	7	6	5	4	3	2	1	0
Read			0					
Write	SUSP	PDE						
Reset	1	1	0	0	0	0	0	0

### USBx\_USBCTRL field descriptions

Field	Description
7 SUSP	Places the USB transceiver into the suspend state. 0 USB transceiver is not in suspend state. 1 USB transceiver is in suspend state.
6 PDE	Enables the weak pulldowns on the USB transceiver. 0 Weak pulldowns are disabled on D+ and D- 1 Weak pulldowns are enabled on D+ and D-.

Table continues on the next page...

**USBx\_USBCTRL field descriptions (continued)**

Field	Description
5–0 Reserved	This read-only field is reserved and always has the value zero.

**50.4.25 USB OTG Observe Register (USBx\_OBSERVE)**

Provides visibility on the state of the pull-ups and pull-downs at the transceiver. Useful when interfacing to an external OTG control module via a serial interface.

Addresses: USB0\_OBSERVE is 4007\_2000h base + 104h offset = 4007\_2104h


Bit	7	6	5	4	3	2	1	0
Read	DPPU	DPPD	0	DMPD		0		0
Write								
Reset	0	1	0	1	0	0	0	0

**USBx\_OBSERVE field descriptions**

Field	Description
7 DPPU	Provides observability of the D+ Pull Up enable at the USB transceiver. 0 D+ pullup disabled. 1 D+ pullup enabled.
6 DPPD	Provides observability of the D+ Pull Down enable at the USB transceiver. 0 D+ pulldown disabled. 1 D+ pulldown enabled.
5 Reserved	This read-only field is reserved and always has the value zero.
4 DMPD	Provides observability of the D- Pull Down enable at the USB transceiver. 0 D- pulldown disabled. 1 D- pulldown enabled.
3–1 Reserved	This read-only field is reserved and always has the value zero.
0 Reserved	This read-only field is reserved and always has the value zero.

### 50.4.26 USB OTG Control Register (USBx\_CONTROL)

Addresses: USB0\_CONTROL is 4007\_2000h base + 108h offset = 4007\_2108h




**USBx\_CONTROL field descriptions**

Field	Description
7–5 Reserved	This read-only field is reserved and always has the value zero.
4 DPPULLUPNONOTG	Provides control of the DP PULLUP in the USB OTG module, if USB is configured in non-OTG device mode.  0 DP Pull up in non-OTG device mode is not enabled. 1 DP Pull up in non-OTG device mode is enabled.
3–0 Reserved	This read-only field is reserved and always has the value zero.

### 50.4.27 USB Transceiver Control Register 0 (USBx\_USBTRC0)

Addresses: USB0\_USBTRC0 is 4007\_2000h base + 10Ch offset = 4007\_210Ch



**USBx\_USBTRC0 field descriptions**

Field	Description
7 USBRESET	USB reset  Generates a hard reset to the USB_OTG module. After this bit is set and the reset occurs, this bit is automatically cleared.  <b>NOTE: It is always read as zero.</b>

*Table continues on the next page...*

**USBx\_USBTRC0 field descriptions (continued)**

Field	Description
	0 Normal USB module operation. 1 Returns the USB module to its reset state.
6 Reserved	This read-only field is reserved and always has the value zero.
5 USBRESMEN	Asynchronous Resume Interrupt Enable  This bit, when set, allows the USB module to send an asynchronous wakeup event to the MCU upon detection of resume signaling on the USB bus. The MCU then re-enables clocks to the USB module. It is used for low-power suspend mode when USB module clocks are stopped or the USB transceiver is in Suspend mode. Async wakeup only works in device mode.  0 USB asynchronous wakeup from suspend mode disabled. 1 USB asynchronous wakeup from suspend mode enabled. The asynchronous resume interrupt differs from the synchronous resume interrupt in that it asynchronously detects K-state using the unfiltered state of the D+ and D- pins. This interrupt should only be enabled when the Transceiver is suspended.
4–2 Reserved	This read-only field is reserved and always has the value zero.
1 SYNC_DET	Synchronous USB Interrupt Detect  0 Synchronous interrupt has not been detected. 1 Synchronous interrupt has been detected.
0 USB_RESUME_INT	USB Asynchronous Interrupt  0 No interrupt was generated. 1 Interrupt was generated because of the USB asynchronous interrupt.

**50.4.28 Frame Adjust Register (USBx\_USBFRMADJUST)**

Addresses: USB0\_USBFRMADJUST is 4007\_2000h base + 114h offset = 4007\_2114h

Bit	7	6	5	4	3	2	1	0
Read	ADJ							
Write	ADJ							
Reset	0	0	0	0	0	0	0	0

**USBx\_USBFRMADJUST field descriptions**

Field	Description
7–0 ADJ	Frame Adjustment  In Host mode, the frame adjustment is a two's complement number that adjusts the period of each USB frame in 12-MHz clock periods. A SOF is normally generated every 12,000 12-MHz clock cycles. The Frame Adjust Register can adjust this by -128 to +127 to compensate for inaccuracies in the USB 48-MHz clock. Changes to the ADJ bit take effect at the next start of the next frame.

## 50.5 OTG and Host Mode Operation

The Host Mode logic allows devices such as digital cameras and palmtop computers to function as a USB Host Controller. The OTG logic adds an interface to allow the OTG Host Negotiation and Session Request Protocols (HNP and SRP) to be implemented in software. Host Mode allows a peripheral such as a digital camera to be connected directly to a USB compliant printer. Digital photos can then be easily printed without having to upload them to a PC. In the palmtop computer application, a USB compliant keyboard/mouse can be connected to the palmtop computer with the obvious advantages of easier interaction.

Host mode is intended for use in handheld-portable devices to allow easy connection to simple HID class devices such as printers and keyboards. It is NOT intended to perform the functions of a full OHCI or UHCI compatible host controller found on PC motherboards. The USB-FS is not supported by Windows 98 as a USB host controller. Host mode allows bulk, Isochronous, interrupt and control transfers. Bulk data transfers are performed at nearly the full USB bus bandwidth. Support is provided for ISO transfers, but the number of ISO streams that can be practically supported is affected by the interrupt latency of the processor servicing the token during interrupts from the SIE. Custom drivers must be written to support Host mode operation.

Setting the HOST\_MODE\_EN bit in the CTL register enables host Mode. The USB-FS core can only operate as a peripheral device or in Host Mode. It cannot operate in both modes simultaneously. When HOST\_MODE is enabled, only endpoint zero is used. All other endpoints should be disabled by software.

## 50.6 Host Mode Operation Examples

The following sections illustrate the steps required to perform USB host functions using the USB-FS core. While it is useful to understand the interaction of the hardware and the software at a detailed level, an understanding of the interactions at this level is not required to write host applications using the API software.

To enable host mode and discover a connected device:

1. Enable Host Mode (CTL[HOST\_MODE\_EN]=1). The pull-down resistors are enabled, and pull-up disabled. Start of Frame (SOF) generation begins. SOF counter loaded with 12,000. Disable SOF packet generation to eliminate noise on the USB by writing the USB enable bit to 0 (CTL[USB\_EN]=0).

2. Enable the ATTACH interrupt (`INT_ENB[ATTACH]=1`).
3. Wait for ATTACH interrupt (`INT_STAT[ATTACH]`). Signaled by USB Target pull-up resistor changing the state of DPLUS or DMINUS from 0 to 1 (SE0 to J or K state).
4. Check the state of the JSTATE and SE0 bits in the control register. If the connecting device is low speed (JSTATE bit is 0), set the low-speed bit in the address registers (`ADDR[LS_EN]=1`) and the host without hub bit in endpoint 0 register control (`EP_CTL0[HOST_WO_HUB]=1`).
5. Enable RESET (`CTL[RESET]=1`) for 10 ms.
6. Enable SOF packet to keep the connected device from going to suspend (`CTL[USB_EN]=1`).
7. Start enumeration by sending a sequence of device framework commands, device framework packets to the default control pipe of the connected device. Refer to the *Universal Serial Bus Revision 2.0 specification*, "Chapter 9 USB Device Framework" (<http://www.usb.org/developers/docs>).

To complete a control transaction to a connected device:

1. Complete all steps discover a connected device
2. Set up the endpoint control register for bidirectional control transfers `EP_CTL0[4:0] = 0x0d`.
3. Place a copy of the device framework setup command in a memory buffer. Refer to the *Universal Serial Bus Revision 2.0 specification*, "Chapter 9 USB Device Framework" (<http://www.usb.org/developers/docs>).
4. Initialize current (even or odd) TX EP0 BDT to transfer the 8 bytes of command data for a device framework command (for example, a GET DEVICE DESCRIPTOR).
  - Set the BDT command word to 0x00080080 –Byte count to 8, own bit to 1.
  - Set the BDT buffer address field to the start address of the 8 byte command buffer.
5. Set the USB device address of the target device in the address register (`ADDR[6:0]`). After the USB bus reset, the device USB address is zero. It is set to some other value (usually 1) by the Set Address device framework command.
6. Write the token register with a SETUP to Endpoint 0 the target device default control pipe (`TOKEN=0xD0`). This initiates a setup token on the bus followed by a data packet. The device handshake is returned in the BDT PID field after the packets

complete. When the BDT is written a token done (INT\_STAT[TOK\_DNE]) interrupt is asserted. This completes the setup phase of the setup transaction. Refer to the *Universal Serial Bus Revision 2.0 specification*, "Chapter 9 USB Device Framework" (<http://www.usb.org/developers/docs>).

7. To initiate the data phase of the setup transaction (for example, get the data for the GET DEVICE descriptor command) set up a buffer in memory for the data to be transferred.
8. Initialize the current (even or odd) TX EP0 BDT to transfer the data.
  - Set the BDT command word to 0x004000C0 –Byte count to the length of the data buffer in this case 64, own bit to 1, Data toggle to Data1.
  - Set the BDT buffer address field to the start address of the data buffer
9. Write the token register with a IN or OUT token to Endpoint 0 the target device default control pipe, an IN token for a GET DEVICE DESCRIPTOR command (TOKEN=0x90). This initiates an IN token on the bus followed by a data packet from the device to the host. When the data packet completes the BDT is written and a token done (INT\_STAT[TOK\_DNE]) interrupt is asserted. For control transfers with a single packet data phase this completes the data phase of the setup transaction. Refer to the *Universal Serial Bus Revision 2.0 specification*, "Chapter 9 USB Device Framework" (<http://www.usb.org/developers/docs>).
10. To initiate the Status phase of the setup transaction set up a buffer in memory to receive or send the zero length status phase data packet.
11. Initialize the current (even or odd) TX EP0 BDT to transfer the status data.
  - Set the BDT command word to 0x00000080 –Byte count to the length of the data buffer in this case 0, own bit to 1, Data toggle to Data0.
  - Set the BDT buffer address field to the start address of the data buffer
12. Write the token register with a IN or OUT token to Endpoint 0 the target device default control pipe, an OUT token for a GET DEVICE DESCRIPTOR command (TOKEN=0x10). This initiates an OUT token on the bus followed by a zero length data packet from the host to the device. When the data packet completes the BDT is written with the handshake form the device and a token done (INT\_STAT[TOK\_DNE]) interrupt is asserted. This completes the data phase of the setup transaction. Refer to the *Universal Serial Bus Revision 2.0 specification*, "Chapter 9 USB Device Framework" (<http://www.usb.org/developers/docs>).

To send a Full speed bulk data transfer to a target device:

1. Complete all steps discover a connected device and to configure a connected device. Write the ADDR register with the address of the target device. Typically, there is only one other device on the USB bus in host mode so it is expected that the address is 0x01 and should remain constant.
2. Write the ENDPT0 to 0x1D register to enable transmit and receive transfers with handshaking enabled.
3. Setup the Even TX EP0 BDT to transfer up to 64 bytes.
4. Set the USB device address of the target device in the address register (ADDR[6:0]).
5. Write the TOKEN register with an OUT token to the desired endpoint. The write to this register triggers the USB-FS transmit state machines to begin transmitting the TOKEN and the data.
6. Setup the Odd TX EP0 BDT to transfer up to 64 bytes.
7. Write the TOKEN register with an OUT token as in step 4. Two Tokens can be queued at a time to allow the packets to be double buffered to achieve maximum throughput.
8. Wait for the TOK\_DNE interrupt. This indicates one of the BDTs has been released back to the microprocessor and that the transfer has completed. If the target device asserts NAKs, the USB-FS continues to retry the transfer indefinitely without processor intervention unless the RETRY\_DIS retry disable bit is set in the EP0 control register. If the retry disable bit is set, the handshake (ACK, NAK, STALL, or ERROR (0xf)) is returned in the BDT PID field. If a stall interrupt occurs, the pending packet must be dequeued and the error condition in the target device cleared. If a RESET interrupt occurs (SE0 for more than 2.5us), the target has detached.
9. After the TOK\_DNE interrupt occurs, the BDTs can be examined and the next data packet queued by returning to step 2.

## 50.7 On-The-Go Operation

The USB-OTG core provides sensors and controls to enable On-The-Go (OTG) operation. These sensors are used by the OTG API software to implement the Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). API calls are provided to give access the OTG protocol control signals, and include the OTG capabilities in the device application. The following state machines show the OTG operations involved with HNP and SRP protocols from either end of the USB cable.

### 50.7.1 OTG Dual Role A Device Operation

A device is considered the A device because of the type of cable attached. If the USB Type A connector or the USB Type Mini A connector is plugged into the device, he is considered the A device.

A dual role A device operates as the following flow diagram and state description table illustrates.




Figure 50-93. Dual Role A Device Flow Diagram

Table 50-96. State Descriptions for the Dual Role A Device Flow

State	Action	Response
A_IDLE	If ID Interrupt. The cable has been un-plugged or a Type B cable has been attached. The device now acts as a Type B device.	Go to B_IDLE
	If the A application wants to use the bus or if the B device is doing an SRP as indicated by an A_SESS_VLD Interrupt or Attach or Port Status Change Interrupt check data line for 5 –10 msec pulsing.	Go to A_WAIT_VRISE Turn on DRV_VBUS
A_WAIT_VRISE	If ID Interrupt or if A_VBUS_VLD is false after 100 msec The cable has been changed or the A device cannot support the current required from the B device.	Go to A_WAIT_VFALL Turn off DRV_VBUS
	If A_VBUS_VLD interrupt	Go to A_WAIT_BCON

Table continues on the next page...

**Table 50-96. State Descriptions for the Dual Role A Device Flow (continued)**

State	Action	Response
A_WAIT_BCON	After 200 msec without Attach or ID Interrupt. (This could wait forever if desired.)	Go to A_WAIT_FALL Turn off DRV_VBUS
	A_VBUS_VLD Interrupt and B device attaches	Go to A_HOST Turn on Host Mode
A_HOST	Enumerate Device determine OTG Support.	
	If A_VBUS_VLD/ Interrupt or A device is done and doesn't think he wants to do something soon or the B device disconnects	Go to A_WAIT_VFALL Turn off Host Mode Turn off DRV_VBUS
	If the A device is finished with session or if the A device wants to allow the B device to take bus.	Go to A_SUSPEND
	ID Interrupt or the B device disconnects	Go to A_WAIT_BCON
A_SUSPEND	If ID Interrupt, or if 150 msec B disconnect timeout (This timeout value could be longer) or if A_VBUS_VLD\ Interrupt	Go to A_WAIT_VFALL Turn off DRV_VBUS
	If HNP enabled, and B disconnects in 150 msec then B device is becoming the host.	Go to A_PERIPHERAL Turn off Host Mode
	If A wants to start another session	Go to A_HOST
A_PERIPHERAL	If ID Interrupt or if A_VBUS_VLD interrupt	Go to A_WAIT_VFALL Turn off DRV_VBUS.
	If 3 –200 msec of Bus Idle	Go to A_WAIT_BCON Turn on Host Mode
A_WAIT_VFALL	If ID Interrupt or (A_SESS_VLD/ & b_conn/)	Go to A_IDLE

## 50.7.2 OTG Dual Role B Device Operation

A device is considered a B device if it connected to the bus with a USB Type B cable or a USB Type Mini B cable.

A dual role B device operates as the following flow diagram and state description table illustrates.




Figure 50-94. Dual Role B Device Flow Diagram

Table 50-97. State Descriptions for the Dual Role B Device Flow

State	Action	Response
B_IDLE	If ID\ Interrupt. A Type A cable has been plugged in and the device should now respond as a Type A device.	Go to A_IDLE
	If B_SESS_VLD Interrupt. The A device has turned on VBUS and begins a session.	Go to B_PERIPHERAL Turn on DP_HIGH
	If B application wants the bus and Bus is Idle for 2 ms and the B_SESS_END bit is set, the B device can perform an SRP.	Go to B_SRP_INIT Pulse CHRG_VBUS Pulse DP_HIGH 5-10 ms
B_SRP_INIT	If ID\ Interrupt or SRP Done (SRP must be done in less than 100 msecs.)	Go to B_IDLE
B_PERIPHERAL	If HNP enabled and the bus is suspended and B wants the bus, the B device can become the host.	Go to B_WAIT_ACON Turn off DP_HIGH
B_WAIT_ACON	If A connects, an attach interrupt is received	Go to B_HOST Turn on Host Mode
	If ID\ Interrupt or B_SESS_VLD/ Interrupt If the cable changes or if VBUS goes away, the host doesn't support us. Go to B_IDLE	Go to B_IDLE
	If 3.125 ms expires or if a Resume occurs	Go to B_PERIPHERAL
B_HOST	If ID\ Interrupt or B_SESS_VLD\ Interrupt If the cable changes or if VBUS goes away, the host doesn't support us.	Go to B_IDLE
	If B application is done or A disconnects	Go to B_PERIPHERAL

# Chapter 51

## USB Device Charger Detection Module (USBDCD)

### 51.1 Preface

#### 51.1.1 References

The following publications are referenced in this document. For updates to these specifications, see <http://www.usb.org>.

- *USB Battery Charging Specification Revision 1.1, USB Implementers Forum*
- *Universal Serial Bus Specification Revision 2.0, USB Implementers Forum*

#### 51.1.2 Acronyms and Abbreviations

The following table contains acronyms and abbreviations used in this document.

**Table 51-1. Acronyms and Abbreviated Terms**

Term	Meaning
FS	Full Speed (12 Mbps)
HS	High Speed (480 Mbps)
I <sub>DEV_DCHG</sub>	Current drawn when the USB device is connected to a dedicated charging port
I <sub>DEV_HCHG_LFS</sub>	Current drawn when the USB device is connected to an FS charging host port
I <sub>DM_SINK</sub>	Current sink for the D- line
I <sub>DP_SRC</sub>	Current source for the D+ line
I <sub>SUSP</sub>	Current drawn when the USB device is suspended
LDO	Low dropout
LS	Low Speed (1.5 Mbps)
N/A	Not applicable

*Table continues on the next page...*

**Table 51-1. Acronyms and Abbreviated Terms (continued)**

Term	Meaning
OTG	On-The-Go
R <sub>DM_DWN</sub>	D- pulldown resistance for data pin contact detect
V <sub>DAT_REF</sub>	Data detect reference voltage for the voltage comparator
V <sub>DP_SRC</sub>	Voltage source for the D+ line
V <sub>LGC</sub>	Threshold voltage for logic high

### 51.1.3 Glossary

The following table shows a glossary of terms used in this document.

**Table 51-2. Glossary of Terms**

Term	Definition
Transceiver	Module that implements the physical layer of the USB standard (FS or LS only)
PHY	Module that implements the physical layer of the USB standard (HS capable)
Attached	Device is physically plugged into USB port but has <i>not enabled</i> either D+ or D- pullup resistor
Connected	Device is physically plugged into USB port and has <i>enabled</i> either D+ or D- pullup resistor
Suspended	After 3 ms of no bus activity the USB device enters suspend mode.
Component	The hardware and software that make up a subsystem.

## 51.2 Introduction


### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The USBDCD module works with the USB transceiver to detect if the USB device is attached to a charging port (either a dedicated charging port or a charging host). System software coordinates the detection activities of the module and controls an off-chip integrated circuit that performs the battery charging.

### 51.2.1 Block Diagram

The following figure is a high level block diagram of the module.



**Figure 51-1. Block Diagram**

The USBDCD module consists of 2 main blocks:

- A digital block provides the programming interface (memory-mapped registers) and includes the timer unit and the analog control unit.
- An analog block provides the circuitry for the physical detection of the charger, including the voltage source, current source, current sink, and voltage comparator circuitry.

## 51.2.2 Features

The USBDCD module offers the following features:

- Compliant with the latest industry standard specification: *USB Battery Charging Specification, Revision 1.1*
- Programmable timing parameters default to values required by the industry standards:
  - Having standard default values allows for minimal configuration: Set the clock frequency before enabling the module.
  - Programmability allows for flexibility to meet future updates to the standards.

## 51.2.3 Modes of Operation

The USBDCD module operating modes are shown in the following table.

**Table 51-3. Module Modes and Their Conditions**

Module Mode	Description	Conditions When Used
Enabled	The module performs the charger detection sequence.	System software should enable the module only when <i>all</i> of the following conditions are true: <ul style="list-style-type: none"> <li>• The system uses a rechargeable battery.</li> <li>• The device is being used in an FS USB device application.</li> <li>• The device has detected that it is attached to the USB cable.</li> </ul>
Disabled	The module is not active and is held in a low power state.	System software should disable the module when <i>either</i> of the following conditions is true: <ul style="list-style-type: none"> <li>• The charger detect sequence is complete.</li> <li>• The conditions for being enabled are not met.</li> </ul>
Powered Off	The digital supply voltage dvdd is removed.  Optionally, the analog supply voltage avdd33 also may be reduced to as low as 1.7v without causing excess leakage.	Low system performance requirements allow putting the device into a very low-power stop mode.

Operating mode transitions are shown in the following table.

**Table 51-4. Entering and Exiting Module Modes**

Module Mode	Entering	Exiting	Mode after Exiting
Enabled	Set the CONTROL[START] bit.	Set the CONTROL[SR] bit. <sup>1</sup>	Disabled
Disabled	Take <i>either</i> of the following actions: <ul style="list-style-type: none"> <li>• Set the CONTROL[SR] bit.<sup>1</sup></li> <li>• Reset the module. (The module is disabled out of reset by default.)</li> </ul>	Set the CONTROL[START] bit.	Enabled
Powered Off	Perform the following actions: <ol style="list-style-type: none"> <li>1. Put the device into very low-power stop mode.</li> <li>2. Adjust the supply voltages.</li> </ol>	Perform the following actions: <ol style="list-style-type: none"> <li>1. Restore the supply voltages.</li> <li>2. Take the device out of very low-power stop mode.</li> </ol>	Disabled

1. The effect of setting the SR bit is immediate; that is, the module is disabled even if the sequence has not completed.

### 51.3 Module Signal Description

This section describes the module signals.

### 51.3.1 USB Signal Descriptions

The following table shows a summary of module signals that interface with the device's pins.

**Table 51-5. USB Signal Descriptions**

Signal	Description	I/O
usb_dm	USB D- analog data signal. The analog block interfaces directly to the D- signal on the USB bus.	I/O
usb_dp	USB D+ analog data signal. The analog block interfaces directly to the D+ signal on the USB bus.	I/O
avdd33 <sup>1</sup>	3.3v regulated analog supply	I
avss	Analog ground	I
dvss	Digital ground	I
dvdd	1.2 V digital supply	I

1. Voltage must be 3.3v +/- 10% for full functionality of the module. That is, the charger detection function does not work when this voltage is below 3.0v, and the CONTROL[START] bit should not be set.

#### NOTE

The transceiver module also interfaces to usb\_dm and usb\_dp. Both modules and the USB host/hub use these signal as bi-directional, tri-state signals.

Information about the signal integrity aspects of the lines including shielding, isolated return paths, input or output impedance, packaging, suggested external components, ESD, and other protections can be found in the USB 2.0 specification and in [Application Information](#).

## 51.4 Memory Map/Register Definition

This section describes the memory map and registers for the USBDCD module.

**USBDCD memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_5000	USBDCD_CONTROL	32	R/W	0001_0000h	<a href="#">51.4.1/1584</a>
4003_5004	Clock Register (USBDCD_CLOCK)	32	R/W	0000_00C1h	<a href="#">51.4.2/1585</a>

*Table continues on the next page...*


USBDCD memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_5008	Status Register (USBDCD_STATUS)	32	R	0000_0000h	51.4.3/ 1586
4003_5010	TIMER0 Register (USBDCD_TIMER0)	32	R/W	0010_0000h	51.4.4/ 1588
4003_5014	USBDCD_TIMER1	32	R/W	000A_0028h	51.4.5/ 1589
4003_5018	USBDCD_TIMER2	32	R/W	0028_0001h	51.4.6/ 1589

51.4.1 Control Register (USBDCD\_CONTROL)

Contains the control and interrupt bit fields.

Address: USBDCD\_CONTROL is 4003\_5000h base + 0h offset = 4003\_5000h



USBDCD\_CONTROL field descriptions

Field	Description
31-26 Reserved	This read-only field is reserved and always has the value zero.
25 SR	Software Reset  Determines whether a software reset is performed.  0 Do not perform a software reset. 1 Perform a software reset.
24 START	Start Change Detection Sequence

Table continues on the next page...

## USBDCD\_CONTROL field descriptions (continued)

Field	Description
	Determines whether the charger detection sequence is initiated.  0b0 Do not start the sequence. Writes of this value have no effect. 0b1 Initiate the charger detection sequence. If the sequence is already running, writes of this value have no effect.
23–17 Reserved	This read-only field is reserved and always has the value zero.
16 IE	Interrupt Enable  Enables/disables interrupts to the system.  0b0 Disable interrupts to the system. 0b1 Enable interrupts to the system.
15–9 Reserved	This field is reserved.
8 IF	Interrupt Flag  Determines whether an interrupt is pending  0b0 No interrupt is pending. 0b1 An interrupt is pending.
7–1 Reserved	This read-only field is reserved and always has the value zero.
0 IACK	Interrupt Acknowledge  Determines whether the interrupt is cleared.  0b0 Do not clear the interrupt. 0b1 Clear the IF bit (interrupt flag).

## 51.4.2 Clock Register (USBDCD\_CLOCK)

Address: USBDCD\_CLOCK is 4003\_5000h base + 4h offset = 4003\_5004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0				CLOCK_SPEED										0	CLOCK_UNIT
W	[Shaded]				[Shaded]										[Shaded]	
Reset	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1

### USBDCD\_CLOCK field descriptions

Field	Description
31–12 Reserved	This read-only field is reserved and always has the value zero.
11–2 CLOCK_SPEED	<p>Numerical Value of Clock Speed in Binary</p> <p>The unit of measure is programmed in CLOCK_UNIT. The valid range is from 1 to 1023 when clock unit is MHz and 4 to 1023 when clock unit is KHz. Examples with CLOCK_UNIT = 1:</p> <ul style="list-style-type: none"> <li>For 48 MHz: 0b00_0011_0000 (48) (Default)</li> <li>For 24 MHz: 0b00_0001_1000 (24)</li> </ul> <p>Examples with CLOCK_UNIT = 0:</p> <ul style="list-style-type: none"> <li>For 100 kHz: 0b00_0110_0100 (100)</li> <li>For 500 kHz: 0b01_1111_0100 (500)</li> </ul>
1 Reserved	This read-only field is reserved and always has the value zero.
0 CLOCK_UNIT	<p>Unit of measurement encoding for Clock Speed</p> <p>Specifies the unit of measure for the clock speed.</p> <p>0b0 kHz Speed (between 1 kHz and 1023 kHz) 0b1 MHz Speed (between 1 MHz and 1023 MHz)</p>

### 51.4.3 Status Register (USBDCD\_STATUS)

The status register provides the current state of the module for system software monitoring.

Address: USBDCD\_STATUS is 4003\_5000h base + 8h offset = 4003\_5008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								ACTIVE	TO	ERR	SEQ_STAT	SEQ_RES			
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


## USBDCD\_STATUS field descriptions

Field	Description
31–23 Reserved	This read-only field is reserved and always has the value zero.
22 ACTIVE	Active Status Indicator Indicates whether the sequence is running. 0b0 The sequence is not running. 0b1 The sequence is running.
21 TO	Timeout Flag Indicates whether the detection sequence has passed the timeout threshold. 0b0 The detection sequence has not been running for over 1 s. 0b1 It has been over 1 s since the data pin contact was detected and debounced.{
20 ERR	Error Flag Indicates whether there is an error in the detection sequence. 0b0 No sequence errors. 0b1 Error in the detection sequence. See the SEQ_STAT field to determine the phase in which the error occurred.
19–18 SEQ_STAT	Charger Detection Sequence Status Indicates the status of the charger detection sequence. 0b00 The module is either not enabled, or the module is enabled but the data pins have not yet been detected. 0b01 Data pin contact detection is complete. 0b10 Charger detection is complete. 0b11 Charger type detection is complete.
17–16 SEQ_RES	Charger Detection Sequence Results Reports how charger detection is attached. 0b00 No results to report. 0b01 Attached to a standard host. Must comply with USB Spec 2.0 by drawing only 2.5mA (max) until connected. 0b10 Attached to a charging port. The exact meaning depends on bit 18: 0: Attached to either a charging host or a dedicated charger (The charger type detection has not completed.) 1: Attached to a charging host (The charger type detection has completed.) 0b11 Attached to a dedicated charger.
15–0 Reserved	This field is reserved. <b>NOTE:</b> Bits do not always read as 0.

### 51.4.4 TIMER0 Register (USBDCD\_TIMER0)

TIMER0 has an TSEQ\_INIT field that represents the system latency (in ms) measured from the time VBUS goes active to the time system software initiates the charger detection sequence in the USBDCD module. When software sets the CONTROL[START] bit, the Unit Connection Timer (TUNITCON) is initialized with the value of TSEQ\_INIT. Valid values are 0-1023, however the USB Battery Charging Specification requires the entire sequence, including TSEQ\_INIT, to be completed in 1s or less.

Address: USBDCD\_TIMER0 is 4003\_5000h base + 10h offset = 4003\_5010h



#### USBDCD\_TIMER0 field descriptions

Field	Description
31–26 Reserved	This read-only field is reserved and always has the value zero.
25–16 TSEQ_INIT	Sequence Initiation Time  TSEQ_INIT represents the system latency (in ms) measured from the time VBUS goes active to the time system software initiates the charger detection sequence in the USBDCD module. When software sets the CONTROL[START] bit, the Unit Connection Timer (TUNITCON) is initialized with the value of TSEQ_INIT. Valid values are 0-1023, but the USB Battery Charging Specification requires the entire sequence, including TSEQ_INIT, to be completed in 1s or less.
15–12 Reserved	This read-only field is reserved and always has the value zero.
11–0 TUNITCON	Unit Connection Timer Elapse (in ms)  Displays the current elapsed time since software set the CONTROL[START] bit plus the value of TSEQ_INIT. The timer is initially loaded with the value of TSEQ_INIT before starting to count.  This timer enables compliance with the maximum time allowed to connect (TUNIT_CON) under the USB Battery Charging Specification, v1.1.If the timer reaches the TUNIT_CON one second limit, the module triggers an interrupt and sets the error flag STATUS[ERR].  The timer continues counting throughout the charger detection sequence, even when control has been passed to software. As long as the module is active, the timer continues to count until it reaches the maximum value of 0xFFFF (4095 ms). The timer does not rollover to zero. A software reset clears the timer.

## 51.4.5 USBDCD\_TIMER1

Address: USBDCD\_TIMER1 is 4003\_5000h base + 14h offset = 4003\_5014h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0						TDCD_DBNC										0						TVDPSRC_ON									
W	█																█															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0

### USBDCD\_TIMER1 field descriptions

Field	Description
31–26 Reserved	This read-only field is reserved and always has the value zero.
25–16 TDCD_DBNC	Time Period to Debounce D+ Signal  Sets the amount of time (in ms) to debounce the D+ signal during the data pin contact detection phase (while IDP_SRC and RDM_DWN are enabled). Valid values are 1-1023, but the USB Battery Charging Specification requires a minimum value of 10 ms.
15–10 Reserved	This read-only field is reserved and always has the value zero.
9–0 TVDPSRC_ON	Time Period Comparator Enabled  Sets the amount of time (in ms) that VDP_SRC, IDM_SINK, and the D-/VDAT_REF comparator are enabled and connected to the D+/D- lines during the charging port detection phase of the sequence. Valid values are 1-1023, but the USB Battery Charging Specification requires a minimum value of 40 ms.

## 51.4.6 USBDCD\_TIMER2

TIMER2 contains timing parameters. Note that register values can be written that are not compliant with the USB Battery Charging Specification v1.1, so care should be taken when overwriting the default values.

Address: USBDCD\_TIMER2 is 4003\_5000h base + 18h offset = 4003\_5018h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0						TVDPSRC_CON										0						CHECK_DM									
W	█																█															
Reset	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

### USBDCD\_TIMER2 field descriptions

Field	Description
31–26 Reserved	This read-only field is reserved and always has the value zero.


Table continues on the next page...

**USBDCD\_TIMER2 field descriptions (continued)**

Field	Description
25–16 TVDP_SRC_CON	Time Period Before Enabling D+ Pullup  Sets the amount of time (in ms) that the module waits after charging port detection before system software should enable the D+ pullup to connect to the USB host. Valid values are 1-1023, but the USB Battery Charging Specification requires a minimum value of 40 ms.
15–4 Reserved	This read-only field is reserved and always has the value zero.
3–0 CHECK_DM	Time Before Check of D- Line  Sets the amount of time (in ms) that the module waits after the device connects to the USB bus (software enables the D+ pullup) until checking the state of the D- line to determine the type of charging port. Valid values are 1-15ms.

### 51.5 Functional Description

The sequence of detecting the presence of and type of charging port involves several hardware components, coordinated by system software. This collection of interacting hardware and software is called the USB Battery Charging Subsystem. The following figure shows the USBDCD module as a component of the subsystem. The following table describes the components.



**Figure 51-8. The USB Battery Charging Subsystem**

**Table 51-13. USB Battery Charger Subsystem Components**

Component	Description								
Battery Charger IC	The external battery charger IC regulates the charge rate to the rechargeable battery. System software is responsible for communicating the appropriate charge rates.								
	<table border="1"> <thead> <tr> <th>Charger</th> <th>Maximum Current Drawn<sup>1</sup></th> </tr> </thead> <tbody> <tr> <td>Standard host port</td> <td>up to 500 mA</td> </tr> <tr> <td>Charging host port</td> <td>up to 1500 mA</td> </tr> <tr> <td>Dedicated charging port</td> <td>up to 1800 mA</td> </tr> </tbody> </table>	Charger	Maximum Current Drawn <sup>1</sup>	Standard host port	up to 500 mA	Charging host port	up to 1500 mA	Dedicated charging port	up to 1800 mA
	Charger	Maximum Current Drawn <sup>1</sup>							
	Standard host port	up to 500 mA							
Charging host port	up to 1500 mA								
Dedicated charging port	up to 1800 mA								
1. If the USB host has suspended the USB device, system software must configure the system to limit the current drawn from the USB bus to 2.5 mA or less.									
Comm Module	A communications module on the device can be used to control the charge rate of the battery charger IC.								
System software	Coordinates the detection activities of the subsystem.								
USB Controller	<p>The D+ pullup enable control signal plays a role during the charger type detection phase. System software must issue a command to the USB controller to assert this signal. Once this pullup is enabled, the device is considered to be connected to the USB bus. The host then attempts to enumerate it.</p> <p>Note that the USB controller must be used only for USB <i>device</i> applications when using the USBDCD module. For USB <i>host</i> applications the USBDCD module must be disabled.</p>								
USB Transceiver	<p>The USB transceiver contains the pullup resistor for the USB D+ signal and the pulldown resistors for the USB D+ and D- signals. The D+ pullup and the D- pulldown are both used during the charger detection sequence. The USB transceiver also outputs the digital state of the D+ and D- signals from the USB bus.</p> <p>The pullup and pulldown enable signals are controlled by other modules during the charger detection sequence: The D+ pullup enable is physically output from the USB controller but is under software control. The USBDCD module controls the D- pulldown enable.</p>								
USBDCD Module	Detects if the device has been plugged into either a standard host port, a charging host port, or a dedicated charger.								
VBUS_detect	This interrupt pin connected to the USB VBUS signal detects when the device has been plugged into or unplugged from the USB bus. If the system requires waking up from a low power mode upon being plugged into the USB port, this interrupt should also be a low power wake up source. If this pin multiplexes other functions, such as GPIO, the pin should be configured as an interrupt whenever the USB plug or unplug event is required to be detected.								

1. If the USB host has suspended the USB device, system software must configure the system to limit the current drawn from the USB bus to 2.5 mA or less.

### 51.5.1 The Charger Detection Sequence

The following figure illustrates the charger detection sequence in a simplified timing diagram based on the USB Battery Charging Specification v1.1.

Functional Description




Figure 51-9. Full Speed Charger Detection Timing

The following table provides an overview description of the charger detection sequence shown in the preceding figure.

**Table 51-14. Overview of the Charger Detection Sequence**

Phase		Overview Description	Full Description
1	Initial Conditions	Initial system conditions that need to be met before initiating the detection sequence	<a href="#">Initial System Conditions</a>
2	VBUS Detection	System software detects contact of the VBUS signal with the system interrupt pin VBUS_detect.	<a href="#">VBUS Contact Detection</a>
3	Data Pin Contact Detection	The USBDCD module detects that the USB data pins D+ and D- have made contact with the USB port.	<a href="#">Data Pin Contact Detection</a>
4	Charging Port Detection	The USBDCD module detects if the port is a standard host or either type of charging port (charging host or dedicated charger).	<a href="#">Charging Port Detection</a>
5	Charger Type Detection	If attached to a charging port, detect which type.	<a href="#">Charger Type Detection</a>
6	Sequence Timeout	The USBDCD module did not finish the detection sequence within the timeout interval. The sequence will continue until halted by software.	<a href="#">Charger Detection Sequence Timeout</a>

Timing parameter values used in this module are listed in the following table.

**Table 51-15. Timing Parameters for the Charger Detection Sequence**

Parameter	USB Battery Charging Spec	Module Default	Module Programmable Range
T <sub>DCD_DBNC</sub> <sup>1</sup>	10 ms min (no max)	10 ms	0 - 1023 ms
T <sub>VDPSRC_ON</sub> <sup>1</sup>	40 ms min (no max)	40 ms	0 - 1023 ms
T <sub>VDPSRC_CON</sub> <sup>1</sup>	40 ms min (no max)	40 ms	0 - 1023 ms
CHECK_DM	N/A	1 ms	0 - 15 ms
T <sub>SEQ_INIT</sub>	N/A	16 ms	0 - 1023 ms
T <sub>UNIT_CON</sub> <sup>1</sup>	1 s	N/A	N/A
T <sub>VDMSRC_EN</sub> <sup>1</sup>	1 - 20 ms	From the USB host	N/A
T <sub>VDMSRC_DIS</sub> <sup>1</sup>	0 - 20 ms	From the USB host	N/A
T <sub>CON_IDPSINK_DIS</sub> <sup>1</sup>	0 - 20 ms	From the USB host	N/A

1. This parameter is defined by the *USB Battery Charging Specification, v1.1*.

### 51.5.1.1 Initial System Conditions

Before starting the USBDCD module's charger detection sequence, the system must be:

- using a rechargeable battery,
- for a FS USB *device* application (cannot be HS, LS, host, or OTG),
- powered-up and in run mode,

- recently plugged into a USB port, and
- drawing no more than 2.5 mA total system current from the USB bus.

There are many allowable precursors to this set of initial conditions. For example, the device could have been powered down and subsequently powered up upon being plugged into the USB bus. Alternatively, the device could have been in a low power state that was exited due to the plugin event. Or, the device could have been operating in normal run mode, powered by a separate supply or non-rechargeable battery.


### 51.5.1.2 VBUS Contact Detection

Once the device is plugged into a USB port, the VBUS\_detect system interrupt is triggered. System software should do the following to initialize the module and start the charger detection sequence:

1. Restore power if the module is powered-off.
2. Set the CONTROL[SR] bit to initiate a software reset.
3. Configure the USBDCD module: Program the CLOCK register and the timing parameters as needed.
4. Set the CONTROL[IE] bit to enable interrupts (by default), or clear the bit if using a software polling method.
5. Set the CONTROL[START] bit to start the charger detection sequence.

### 51.5.1.3 Data Pin Contact Detection

Because the detection sequence depends upon the state of the USB D+, the module must ensure that the data pins have made contact. USB plugs and receptables are designed such that when the plug is inserted into the receptable, the power pins make contact before the data pins make contact. See the following figure.



**Figure 51-10. Relative Pin Positions in USB Plugs and Receptacles**

As a result, when a portable USB device is attached to an upstream port, the portable USB device detects VBUS before the data pins have made contact. The time between power pins and data pins making contact depends on how fast the plug is inserted into the receptacle. Delays of several hundred milliseconds are possible.

### 51.5.1.3.1 Debouncing the Data Pin Contact

When system software has initiated the charger detection sequence, as described in [Initial System Conditions](#) the USBDCD module turns on the  $I_{DP\_SRC}$  current source and enables the  $R_{DM\_DWN}$  pulldown resistor. If the data pins have not made contact, the D+ line remains high. Once the data pins make contact, the D+ line goes low and debouncing begins.

Once the D+ line goes low, the module continuously samples the D+ line over the duration of the  $T_{DCD\_DBNC}$  debounce time interval.  $T_{DCD\_DBNC}$  defaults to 10 ms but can be programmed in the `TIMER0[TDCD_DBNC]` field. See the description of the `TIMER0` Register for register information.

When it has remained low for the entire interval, the debouncing is complete. However, if the D+ line returns high during the debounce interval, the module waits until the D+ line goes low again to restart the debouncing. This cycle repeats until either:

- the data pin contact has been successfully debounced (see [Success in Detecting Data Pin Contact \(Phase Completion\)](#)), or
- a timeout occurs (see [Charger Detection Sequence Timeout](#)).

### 51.5.1.3.2 Success in Detecting Data Pin Contact (Phase Completion)

After successfully debouncing the D+ state, the module does the following:

## Functional Description

- updates the STATUS register to reflect phase completion (See [Table 51-18](#) for field values.)
- directly proceeds to the next step in the sequence: detection of a charging port See [Charging Port Detection](#).

### 51.5.1.4 Charging Port Detection

Once it is known that the data pins have made contact, the module waits for a fixed delay of 1 ms, and then attempts to detect if it has been plugged into a charging port. The module connects the following analog units to the USB D+ or D- lines during this phase (when the `usbdcd_en` and `usbdcd_chg_det_en` signals are asserted high):

- The voltage source  $V_{DP\_SRC}$  connects to the D+ line
- The current sink  $I_{DM\_SINK}$  connects to the D- line
- The voltage comparator connects to the USB D- line, comparing it to the voltage  $V_{DAT\_REF}$ .

After a time of  $T_{VDPSRC\_ON}$ , the module samples the D- line. The  $T_{VDPSRC\_ON}$  parameter is programmable and defaults to 40 ms. After sampling the D- line, the module disconnects the voltage source, current sink, and comparator.

The next steps in the sequence depend on the voltage on the D- line as determined by the voltage comparator. See the following table.

**Table 51-16. Sampling D- in the Charging Port Detection Phase**

If the voltage on D- is...	Then...	See...
Below $V_{DAT\_REF}$	The port is a <i>standard host</i> that does not support the USB Battery Charging Specification v1.1.	<a href="#">Standard Host Port</a>
Above $V_{DAT\_REF}$ but below $V_{LGC}$	The port is a <i>charging port</i> .	<a href="#">Charging Port</a>
Above $V_{LGC}$	This is an error condition..	<a href="#">Error in Charging Port Detection</a>

#### 51.5.1.4.1 Standard Host Port

As part of the charger detection handshake with a standard USB host, the module does the following (without waiting for the  $T_{VDPSRC\_CON}$  interval to elapse):

- Updates the STATUS register to reflect that a standard host has been detected with `SEQ_RES = 01`. (See [Table 51-18](#) for field values.)

- Sets the CONTROL[IF] bit.
- Generates an interrupt if enabled (the CONTROL[IE] bit is set).

At this point, control has been passed to system software via the interrupt. The rest of the sequence (detecting the type of charging port) is not applicable, so software should:

1. Read the STATUS register.
2. Set the CONTROL[IACK] bit to acknowledge the interrupt.
3. Set the CONTROL[SR] bit to issue a software reset to the module.
4. Disable the module.
5. Communicate the appropriate charge rate to the external battery charger IC; see [Table 51-13](#).

#### 51.5.1.4.2 Charging Port

As part of the charger detection handshake with any type of USB host, the module waits until the  $T_{VDPSRC\_CON}$  interval has elapsed before doing the following:

- Updates the STATUS register to reflect that a charging port has been detected with SEQ\_RES = 10. (See [Table 51-18](#) for field values.)
- Sets the CONTROL[IF] bit.
- Generates an interrupt if enabled (the CONTROL[IE] bit is set).

At this point, control has passed to system software via the interrupt. Software should:

1. Read the STATUS register.
2. Set the CONTROL[IACK] bit to acknowledge the interrupt.
3. Issue a command to the USB controller to pullup the USB D+ line.
4. Wait for the module to complete the final phase of the sequence. See [Charger Type Detection](#).

#### 51.5.1.4.3 Error in Charging Port Detection

For this error condition, the module does the following:

## Functional Description

- Updates the STATUS register to reflect the error with SEQ\_RES = 00. (See [Table 51-18](#) for field values.)
- Sets the CONTROL[IF] bit.
- Generates an interrupt if enabled (the CONTROL[IE] bit is set).

Note that in this case the module does not wait for the  $T_{VDPSRC\_CON}$  interval to elapse.

At this point, control has been passed to system software via the interrupt. The rest of the sequence (detecting the type of charging port) is not applicable, so software should:

1. Read the STATUS register.
2. Set the CONTROL[IACK] bit to acknowledge the interrupt.
3. Set the CONTROL[SR] bit to issue a software reset to the module.
4. Disable the module.

### 51.5.1.5 Charger Type Detection

After software enables the D+ pullup resistor, the module is notified automatically (via internal signaling; the module waits until the ipp\_pue\_pullup\_dp input goes high) to start the CHECK\_DM timer counting down the time interval programmed into the TIMER2[CHECK\_DM] field.

Once the CHECK\_DM time has elapsed, the module samples the USB D- line to determine the type of charger. See the following table.

**Table 51-17. Sampling D- in the Charger Type Detection Phase**

If the voltage on D- is...	Then...	See...
High	The port is a <i>dedicated charging port</i> . <sup>1</sup>	<a href="#">Dedicated Charging Port</a>
Low	The port is a <i>charging host port</i> . <sup>2</sup>	<a href="#">Charging Host Port</a>

1. In a dedicated charger, the D+ and D- lines are shorted together through a small resistor.

2. In a charging host port, the D+ and D- lines are not shorted.

#### 51.5.1.5.1 Dedicated Charging Port

For a dedicated charger, the module does the following:

- Updates the STATUS register to reflect that a dedicated charger has been detected with SEQ\_RES = 11. (See [Table 51-18](#) for field values.)
- Sets the CONTROL[IF] bit.
- Generates an interrupt if enabled (the CONTROL[IE] bit is set).

At this point, control has been passed to system software via the interrupt. Software should:

1. Read the STATUS register.
2. Disable the USB controller to prevent transitions on the USB D+ or D- lines from causing spurious interrupt or wake-up events to the system.
3. Set the CONTROL[IACK] bit to acknowledge the interrupt.
4. Set the CONTROL[SR] bit to issue a software reset to the module.
5. Disable the module.
6. Communicate the appropriate charge rate to the external battery charger IC; see [Table 51-13](#).

#### 51.5.1.5.2 Charging Host Port

For a charging host port, the module does the following:

- Updates the STATUS register to reflect that a charging host port has been detected with SEQ\_RES = 10. (See [Table 51-18](#) for field values.)
- Sets the CONTROL[IF] bit.
- Generates an interrupt if enabled (the CONTROL[IE] bit is set).

At this point, control has been passed to system software via the interrupt. Software should:

1. Read the STATUS register.
2. Set the CONTROL[IACK] bit to acknowledge the interrupt.
3. Set the CONTROL[SR] bit to issue a software reset to the module.
4. Disable the module.
5. Communicate the appropriate charge rate to the external battery charger IC; see [Table 51-13](#).

### 51.5.1.6 Charger Detection Sequence Timeout

The maximum time to connect allowed under the *USB Battery Charging Specification, v1.1* is one second. If the Unit Connection Timer reaches the one second limit and the sequence is still running (indicated by the STATUS[ACTIVE] bit still being set), the module does the following:

- Updates the STATUS register to reflect that a timeout error has occurred. (See [Table 51-18](#) for field values.)
- Sets the CONTROL[IF] bit.
- Generates an interrupt if enabled (the CONTROL[IE] bit is set).
- The detection sequence continues until explicitly halted by software setting the CONTROL[SR] bit.
- The Unit Connection Timer continues counting. See the description of the TIMER0 Register.

At this point, control has been passed to system software via the interrupt, which has two options: ignore the interrupt and allow more time for the sequence to complete, or halt the sequence. To halt the sequence, software should:

1. Read the STATUS register.
2. Set the CONTROL[IACK] bit to acknowledge the interrupt.
3. Set the CONTROL[SR] bit to issue a software reset to the module.
4. Disable the module.

This timeout function is also useful in case software does not realize that the user unplugged the USB device from the USB port during the charger detection sequence. If the interrupt occurs but the  $V_{BUS\_DETECT}$  input is low, software can disable and reset the module.

System software might allow the sequence to run past the timeout interrupt under these conditions:

1. the USB Battery Charging Spec is amended to allow more time. In this case, software should poll the T<sub>UNITCON</sub> register field (see the description of the TIMER0 Register) periodically to track elapsed time after 1s; or
2. for debug purposes.

Note that the  $T_{UNITCON}$  register field will stop incrementing when it reaches its maximum value so it will not rollover to zero and start counting up again.

## 51.5.2 Interrupts and Events

The USBDCD module has an interrupt to alert system software of certain events, which are listed in the following table. All events except the Phase Complete event for the Data Pin Detection phase can trigger an interrupt.

**Table 51-18. Events Triggering an Interrupt by Sequence Phase**

Sequence Phase	Event	Event Description	STATUS Fields <sup>1</sup>	Phase Description
Data Pin Detection	Phase Complete	The module has detected data pin contact. <i>No interrupt occurs: CONTROL[IF] = 0.</i>	ERR = 0 SEQ_STAT = 01 SEQ_RES = 00 TO = 0	VBUS Contact Detection
Charging Port Detection	Phase Complete	The module has completed the process of identifying if the USB port is a charging port or not.	ERR = 0 SEQ_STAT = 10 SEQ_RES = 01 or 10 TO = 0	Charging Port Detection
	Error	The module cannot identify the type of port because the D- line is above the USB's VLGC threshold.	ERR = 1 SEQ_STAT = 10 SEQ_RES = 00 TO = 0	Error in Charging Port Detection
Charger Type Detection	Phase Complete	The module has completed the process of identifying the charger type detection. <b>Note:</b> The ERR flag always reads as zero because no known error conditions are checked during this phase.	ERR = 0 SEQ_STAT = 11 SEQ_RES = 11 or 10 TO = 0	Charger Type Detection
Sequence Timeout	Error	The timeout interval from the time the USB device attaches to a USB port until it connects has elapsed	ERR = 1 SEQ_STAT = last value <sup>2</sup> SEQ_RES = last value <sup>2</sup> TO = 1	Charger Detection Sequence Timeout.

1. See the description of the Status Register for register information.

2. The SEQ\_STAT and SEQ\_RES fields retain the values held at the time of the timeout error.

### 51.5.2.1 Interrupt Handling

Software can read which event caused the interrupt from the STATUS register during the interrupt service routine.

## Functional Description

An interrupt is generated only if the CONTROL[IE] bit is set. The CONTROL[IF] bit is always set under interrupt conditions, even if the IE bit is cleared. In this case, software can poll the IF flag to determine if an interrupt condition is pending.

Writes to the IF bit are ignored. To reset the IF bit, set the CONTROL[IACK] bit to acknowledge the interrupt. Writing to the IACK bit while the IF bit is cleared has no effect.

### 51.5.3 Resets

There are two ways to reset various register contents in this module: hardware resets and a software reset.

#### 51.5.3.1 Hardware Resets

Hardware resets originate at the system or device level and propagate down to the individual module level. They include power-on reset, low-voltage reset, and all other hardware reset sources.

Hardware resets cause the register contents to be restored to their default state as listed in the register descriptions.

#### 51.5.3.2 Software Reset

A software reset re-initializes the module's status information but leaves configuration information unchanged. The software reset allows software to prepare the module without needing to reprogram the same configuration each time the USB device is plugged into a USB port.

Setting the CONTROL[SR] bit initiates a software reset. The following table shows what register fields are reset to their default values by a software reset.

**Table 51-19. Software Reset and Register Fields Affected**

Register	Fields Affected	Fields Not Affected
CONTROL <sup>1</sup>	[IF]	[IE, START]
STATUS	All	None
CLOCK	None	All
TIMER <sub>n</sub>	TUNITCON	All other

1. The CONTROL[SR, IACK] bits are self-clearing.

A software reset also returns all internal logic, timers, and counters to their reset states. State Machines return to IDLE. If the module is already active (STATUS[ACTIVE] = 1), a software reset stops the sequence.

### Note

Software should always initiate a software reset before starting the sequence (setting the CONTROL[START] bit) to ensure the module is in a known state.

## 51.6 Initialization Information

This module has been designed for minimal configuration while retaining significant programmability. The CLOCK register needs to be initialized to the actual system clock frequency (unless the default value already matches the system requirements).

The other registers generally do not need to be modified because they default to values that comply with the USB Battery Charging Specification v1.1. However, several timing parameters can be changed for a great deal of flexibility if a particular system requires it.

All module configuration must occur *before* initiating the charger detection sequence. Configuration changes made *after* setting the CONTROL[START] bit result in undefined behavior.

## 51.7 Application Information

This section provides application information.

### 51.7.1 External Pullups

Any external pullups applied to the USB D+ or D- data lines must be capable of being disabled to prevent incorrect pullup values or incorrect operation of the USB subsystem.

### 51.7.2 Dead or Weak Battery

According to the USB Battery Charging Specification v1.1, a USB device with a dead, weak, or missing battery that is attached to a charging port can remain attached indefinitely drawing up to 1.5A until the battery is charged to the point that the USB device can connect.

The USBDCD module is compatible with systems that do not check the strength of the battery. Therefore, this module assumes that the battery is good, so the USB device must immediately connect to the USB bus by pulling the D+ line high after the USBDCD module has determined that the device is attached to a charging port. The module is also compatible with systems that do check the strength of the battery. In these systems, if it is known that the battery is weak or dead, software can delay connecting to the USB while charging at 1.5A. Once the battery is charged to the good battery threshold, software can then connect to the USB host by pulling the D+ line high.

### 51.7.3 Handling Unplug Events

If the device is unplugged from the USB bus during the charger detection sequence, the contents of the STATUS register should be ignored and the USBDCD module should get a Software Reset, as described in [Software Reset](#).

# Chapter 52

## USB Voltage Regulator

### 52.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The USB Voltage Regulator module is a LDO linear voltage regulator to provide 3.3V power from an input power supply varying from 2.7 V to 5.5 V. It consists of one 3.3 V power channel. When the input power supply is below 3.6 V, the regulator goes to pass-through mode. The following figure shows the ideal relation between the regulator output and input power supply.





Figure 52-1. Ideal Relation Between the Regulator Output and Input Power Supply

## 52.1.1 Overview

A simplified block diagram for the USB Voltage Regulator module is shown below.



**Figure 52-2. USB Voltage Regulator Block Diagram**

This module uses 2 regulators in parallel. In run mode, the RUN regulator with the bandgap voltage reference is enabled and can provide up to 120 mA load current. In run mode, the STANDBY regulator and the low power reference are also enabled, but a switch disconnects its output from the external pin. In STANDBY mode, the RUN regulator is disabled and the STANDBY regulator output is connected to the external pin supplying up to 3 mA load current.

Internal power mode signals control whether the module is in RUN or STANDBY mode.

## 52.1.2 Features

- Low drop-out linear voltage regulator with one power channel (3.3V).
- Low drop-out voltage: 300 mV.
- Output current: 120 mA.
- Three different power modes: RUN, STANDBY and SHUTDOWN.
- Low quiescent current in RUN mode.
  - Typical value is around 120 uA (one thousand times smaller than the maximum load current).
- Very low quiescent current in STANDBY mode.
  - Typical value is around 1 uA.

- Automatic current limiting if the load current is greater than 290 mA.
- Automatic power-up once some voltage is applied to the regulator input.
- Pass-through mode for regulator input voltages less than 3.6 V
- Small output capacitor: 2.2 uF
- Stable with aluminum, tantalum or ceramic capacitors.

### 52.1.3 Modes of Operation

The regulator has these power modes:

- **RUN**—The regulating loop of the RUN regulator and the STANDBY regulator are active, but the switch connecting the STANDBY regulator output to the external pin is open.
- **STANDBY**—The regulating loop of the RUN regulator is disabled and the standby regulator is active. The switch connecting the STANDBY regulator output to the external pin is closed.
- **SHUTDOWN**—The module is disabled.

The regulator is enabled by default. This means that once the power supply is provided, the module power-up sequence to RUN mode starts.

## 52.2 USB Voltage Regulator Module Signal Descriptions

The following table shows the external signals for the regulator.

**Table 52-1. USB Voltage Regulator Module Signal Descriptions**

Signal	Description	I/O
reg33_in	Unregulated power supply	I
reg33_out	Regulator output voltage	O



# Chapter 53

## USB High Speed OTG Controller (USBHS)

### 53.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

This chapter describes the USB high speed OTG controller (USBHS), which implements many industry standards. However, it is beyond the scope of this document to document the intricacies of these standards. Instead, you should refer to the governing specifications. Readers of this chapter are assumed to be fluent in the operation and requirements of a USB network.

Visit the USB Implementers Forum web page at <http://www.usb.org/developers/docs> for:

- *Universal Serial Bus Specification, Revision 2.0*
- *On-The-Go Supplement to the USB 2.0 Specification, Revision 1.0a*

Visit the Intel USB specifications web page at <http://www.intel.com/technology/usb/ehcispec> for:

- *Enhanced Host Controller Interface Specification for Universal Serial Bus, Revision 1.0*

Visit the ULPI web page at <http://www.ulpi.org> for:

- *UTMI+ Specification, Revision 1.0*
- *UTMI Low Pin Interface (ULPI) Specification, Revision 1.1*

## 53.1.1 Overview

The USB high speed OTG controller (USBHS) is a USB 2.0-compliant serial interface engine for implementing a USB interface. The registers and data structures are based on the *Enhanced Host Controller Interface Specification for Universal Serial Bus* (EHCI) from Intel Corporation. The USBHS module can act as a host, a device, or an On-The-Go negotiable host/device on the USB bus.

The USBHS controller interfaces to the processor's core. The controller is programmable to support host or device operations under firmware control. The ULPI interface supports high-speed (HS) applications, as well as lower speeds.

## 53.1.2 Features

The USB On-The-Go module includes these features:

- Complies with USB specification rev 2.0
- USB host mode
  - Supports enhanced-host-controller interface (EHCI).
  - Supported by Linux and other commercially available operating systems.
- USB device mode
  - Supports full-speed/high-speed operation via an external ULPI transceiver.
  - Supports one upstream facing port.
  - Supports four programmable, bidirectional USB endpoints, including endpoint 0. See endpoint configurations:

**Table 53-1. Endpoint Configurations**

Endpoint	Type	FIFO Size	Data Transfer	Comments
0	Bidirectional	Variable	Control	Mandatory
1-3	IN or OUT	Variable	Ctrl, Int, Bulk, or Iso	Optional

- Suspend mode/low power
  - As host, firmware can suspend individual devices or the entire USB and disable chip clocks for low-power operation
  - Device supports low-power suspend

- Remote wake-up supported for host and device
- Integrated with the processor's low power modes
- Support for off-chip HS/FS/LS transceiver
  - External ULPI transceiver supports high speed (480 Mbps), full speed, and low speed operation in host mode, and high-speed and full-speed operation in device mode
  - Interface uses 8-bit single-data-rate ULPI data bus
  - ULPI PHY supplies a 60 MHz USB reference clock input to the processor

### 53.1.3 Modes of Operation

The USBHS module has two basic operating modes: host and device. Selection of operating mode is accomplished via the USBMODE[CM] bit field.

Speed selection is auto-detected at connect time using enumeration procedures in the USB network. The USBHS module provides these operation modes:

- USB disabled. In this mode, the USBHS's datapath does not accept transactions received on the USB interface.
- USB enabled. In this mode, the USB host's datapath is enabled to accept transactions received on the USB interface.
- USB enabled, low-power modes.

## 53.2 External Signal Description

This table describes the external signal functionality of the USBHS module.

**Table 53-2. USBHS Signal Descriptions**

Signal	I/O	Description
ULPI_CLK	I	60 MHz clock input from the ULPI transceiver

*Table continues on the next page...*

**Table 53-2. USBHS Signal Descriptions  
(continued)**

Signal	I/O	Description		
ULPI_DIR	I	Direction. ULPI_DIR controls data bus direction. When PHY has data to transfer to USB port, it drives ULPI_DIR high to take ownership of the bus. When the PHY has no data to transfer, it drives ULPI_DIR low and monitors the bus for link activity. The PHY pulls ULPI_DIR high when the interface cannot accept data from the link. For example, when PHY's PLL is not stable.		
		<table border="1"> <tr> <td><b>State Meaning</b></td> <td>Asserted—PHY has data to transfer to the link. Negated—PHY has no data to transfer.</td> </tr> </table>	<b>State Meaning</b>	Asserted—PHY has data to transfer to the link. Negated—PHY has no data to transfer.
		<b>State Meaning</b>	Asserted—PHY has data to transfer to the link. Negated—PHY has no data to transfer.	
<table border="1"> <tr> <td><b>Timing</b></td> <td>Synchronous to ULPI_CLK.</td> </tr> </table>	<b>Timing</b>	Synchronous to ULPI_CLK.		
<b>Timing</b>	Synchronous to ULPI_CLK.			
ULPI_NXT	I	Next data. PHY asserts ULPI_NXT to throttle data. When USB port sends data to the PHY, ULPI_NXT indicates when PHY accepts the current byte. The USB port places the next byte on the data bus in the following clock cycle. When the PHY sends data to USB port, ULPI_NXT indicates when a new byte is available for USB port to consume.		
		<table border="1"> <tr> <td><b>State Meaning</b></td> <td>Asserted—PHY is ready to transfer byte. Negated—PHY is not ready.</td> </tr> </table>	<b>State Meaning</b>	Asserted—PHY is ready to transfer byte. Negated—PHY is not ready.
		<b>State Meaning</b>	Asserted—PHY is ready to transfer byte. Negated—PHY is not ready.	
<table border="1"> <tr> <td><b>Timing</b></td> <td>Synchronous to ULPI_CLK.</td> </tr> </table>	<b>Timing</b>	Synchronous to ULPI_CLK.		
<b>Timing</b>	Synchronous to ULPI_CLK.			
ULPI_STP	O	Stop. ULPI_STP indicates the end of a transfer on the bus.		
		<table border="1"> <tr> <td><b>State Meaning</b></td> <td>Asserted—USB asserts this signal for one clock cycle to stop the data stream currently on the bus. If the USB port sends data to the PHY, ULPI_STP indicates the last data byte was previously on the bus. If the PHY is sending data to the USB port, ULPI_STP forces the PHY to end its transfer, deassert ULPI_DIR, and relinquish control of the data bus to the USB port. Negated—Indicates normal operation.</td> </tr> </table>	<b>State Meaning</b>	Asserted—USB asserts this signal for one clock cycle to stop the data stream currently on the bus. If the USB port sends data to the PHY, ULPI_STP indicates the last data byte was previously on the bus. If the PHY is sending data to the USB port, ULPI_STP forces the PHY to end its transfer, deassert ULPI_DIR, and relinquish control of the data bus to the USB port. Negated—Indicates normal operation.
		<b>State Meaning</b>	Asserted—USB asserts this signal for one clock cycle to stop the data stream currently on the bus. If the USB port sends data to the PHY, ULPI_STP indicates the last data byte was previously on the bus. If the PHY is sending data to the USB port, ULPI_STP forces the PHY to end its transfer, deassert ULPI_DIR, and relinquish control of the data bus to the USB port. Negated—Indicates normal operation.	
<table border="1"> <tr> <td><b>Timing</b></td> <td>Synchronous to ULPI_CLK</td> </tr> </table>	<b>Timing</b>	Synchronous to ULPI_CLK		
<b>Timing</b>	Synchronous to ULPI_CLK			
ULPI_DATA[7:0]	I/O	Data bit $n$ . ULPI_DATA $n$ is bit $n$ of the 8-bit, bi-directional data bus used to carry USB, register, and interrupt data between the USB port controller and the PHY.		
		<table border="1"> <tr> <td><b>State Meaning</b></td> <td>Asserted—Data bit <math>n</math> is 1. Negated—Data bit <math>n</math> is 0.</td> </tr> </table>	<b>State Meaning</b>	Asserted—Data bit $n$ is 1. Negated—Data bit $n$ is 0.
		<b>State Meaning</b>	Asserted—Data bit $n$ is 1. Negated—Data bit $n$ is 0.	
<table border="1"> <tr> <td><b>Timing</b></td> <td>Synchronous to ULPI_CLK</td> </tr> </table>	<b>Timing</b>	Synchronous to ULPI_CLK		
<b>Timing</b>	Synchronous to ULPI_CLK			

### 53.3 Memory Map/Register Definition

This section provides the memory map and detailed descriptions of the USBHS registers.

**Table 53-3. USBHS Register Overview**

Address	Register	EHCI <sup>1</sup>	H/D <sup>2</sup>
<b>Module Identification Registers:</b> Declare the slave interface presence and include a table of the hardware configuration parameters.			
0x000	Identification Register (ID)	N	H/D

*Table continues on the next page...*

**Table 53-3. USBHS Register Overview  
(continued)**

Address	Register	EHCI <sup>1</sup>	H/D <sup>2</sup>
0x004	General Hardware Parameters (HWGENERAL)	N	H/D
0x008	Host Hardware Parameters (HWHOST)	N	H/D
0x00C	Device Hardware Parameters (HWDEVICE)	N	D
0x010	TX Buffer Hardware Parameters (HWTXBUF)	N	H/D
0x014	RX Buffer Hardware Parameters (HWRXBUF)	N	H/D
<b>Device/Host Timer Registers:</b> Used by host/device controller drivers to measure time-related activities.			
0x080	General Purpose Timer 0 Load (GPTIMER0LD)	N	H/D
0x084	General Purpose Timer 0 Control (GPTIMER0CTL)	N	H/D
0x088	General Purpose Timer 1 Load (GPTIMER1LD)	N	H/D
0x08C	General Purpose Timer 1 Control (GPTIMER1CTL)	N	H/D
<b>Capability Registers:</b> Specifies software limits, restrictions, and capabilities of the host/device controller implementation.			
0x100	Host Interface Version Number (HCIVERSION)	Y	H
0x103	Capability Register Length (CAPLENGTH)	Y	H/D
0x104	Host Structural Parameters (HCSPARAMS)	Y	H
0x108	Host Capability Parameters (HCCPARAMS)	Y	H
0x122	Device Interface Version Number (DCIVERSION)	N	D
0x124	Device Capability Parameters (DCCPARAMS)	N	D
<b>Operational Registers:</b> Comprised of dynamic control or status registers.			
0x140	USB Command (USBCMD)	Y	H/D
0x144	USB Status (USBSTS)	Y	H/D
0x148	USB Interrupt Enable (USBINTR)	Y	H/D
0x14C	USB Frame Index (FRINDEX)	Y	H/D
0x154	Periodic Frame List Base Address (PERIODICLISTBASE)	Y	H
0x154	Device Address (DEVICEADDR)	N	D
0x158	Current Asynchronous List Address (ASYNCLISTADDR)	Y	H
0x158	Address at Endpoint List (EPLISTADDR)	N	D
0x15C	Host TT Asynchronous Buffer Control (TTCTRL)	N	H
0x160	Master Interface Data Burst Size (BURSTSIZE)	N	H/D
0x164	Host Transmit FIFO Tuning Control (TXFILLTUNING)	N	H
0x170	ULPI Register Access (ULPI_VIEWPORT)	N	H/D
0x180	Configure Flag Register (CONFIGFLAG)	Y	H/D
0x184	Port Status/Control (PORTSC1)	Y	H/D
0x1A4	On-The-Go Status and Control (OTGSC)	N	H/D
0x1A8	USB Mode Register (MODE)	N	H/D

Table continues on the next page...

**Table 53-3. USBHS Register Overview  
(continued)**

Address	Register	EHCI <sup>1</sup>	H/D <sup>2</sup>
0x1AC	Endpoint Setup Status Register (EPSETUPSR)	N	D
0x1B0	Endpoint Initialization (EPPRIME)	N	D
0x1B4	Endpoint De-initialize (EPFLUSH)	N	D
0x1B8	Endpoint Status Register (EPSR)	N	D
0x1BC	Endpoint Complete (EPCOMPLETE)	N	D
0x1C0	Endpoint Control Register 0 (EPCR0)	N	D
0x1C4	Endpoint Control Register 1 (EPCR1)	N	D
0x1C8	Endpoint Control Register 2 (EPCR2)	N	D
0x1CC	Endpoint Control Register 3 (EPCR3)	N	D

1. Indicates if the register is present in the EHCI specification.
2. Indicates if the register is available in host and/or device modes.

**USBHS memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_4000	Identification Register (USBHS_ID)	32	R	E461_FA05h	53.3.1/ 1617
4003_4004	General Hardware Parameters Register (USBHS_HWGENERAL)	32	R	0000_0085h	53.3.2/ 1618
4003_4008	Host Hardware Parameters Register (USBHS_HWHOST)	32	R	1002_0001h	53.3.3/ 1619
4003_400C	Device Hardware Parameters Register (USBHS_HWDEVICE)	32	R	0000_0009h	53.3.4/ 1619
4003_4010	Transmit Buffer Hardware Parameters Register (USBHS_HWTXBUF)	32	R	8007_0908h	53.3.5/ 1620
4003_4014	Receive Buffer Hardware Parameters Register (USBHS_HWRXBUF)	32	R (reads zero)	0000_0808h	53.3.6/ 1621
4003_4080	General Purpose Timer n Load Register (USBHS_GPTIMER0LD)	32	R/W	0000_0000h	53.3.7/ 1622
4003_4084	General Purpose Timer n Control Register (USBHS_GPTIMER0CTL)	32	R/W	0000_0000h	53.3.8/ 1623
4003_4088	General Purpose Timer n Load Register (USBHS_GPTIMER1LD)	32	R/W	0000_0000h	53.3.7/ 1622
4003_408C	General Purpose Timer n Control Register (USBHS_GPTIMER1CTL)	32	R/W	0000_0000h	53.3.8/ 1623

Table continues on the next page...

## USBHS memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_4090	System Bus Interface Configuration Register (USBHS_USB_SBUSCFG)	32	R/W	0000_0000h	53.3.9/ 1624
4003_4100	Host Controller Interface Version and Capability Registers Length Register (USBHS_HCIVERSION)	32	R	0100_0040h	53.3.10/ 1625
4003_4104	Host Controller Structural Parameters Register (USBHS_HCSPARAMS)	32	R	0001_0011h	53.3.11/ 1626
4003_4108	Host Controller Capability Parameters Register (USBHS_HCCPARAMS)	32	R	0000_0006h	53.3.12/ 1628
4003_4122	Device Controller Interface Version (USBHS_DCIVERSION)	16	R	0001h	53.3.13/ 1629
4003_4124	Device Controller Capability Parameters (USBHS_DCCPARAMS)	32	R	0000_0184h	53.3.14/ 1630
4003_4140	USB Command Register (USBHS_USBCMD)	32	R/W	0008_0000h	53.3.15/ 1631
4003_4144	USB Status Register (USBHS_USBSTS)	32	R/W	0000_0000h	53.3.16/ 1634
4003_4148	USB Interrupt Enable Register (USBHS_USBINTR)	32	R/W	0000_0000h	53.3.17/ 1638
4003_414C	Frame Index Register (USBHS_FRINDEX)	32	R/W	0000_0000h	53.3.18/ 1640
4003_4154	Periodic Frame List Base Address Register (USBHS_PERIODICLISTBASE)	32	R/W	0000_0000h	53.3.19/ 1642
4003_4154	Device Address Register (USBHS_DEVICEADDR)	32	R/W	0000_0000h	53.3.20/ 1642
4003_4158	Current Asynchronous List Address Register (USBHS_ASYNCLISTADDR)	32	R/W	0000_0000h	53.3.21/ 1643
4003_4158	Endpoint List Address Register (USBHS_EPLISTADDR)	32	R/W	0000_0000h	53.3.22/ 1644
4003_415C	Host TT Asynchronous Buffer Control (USBHS_TTCTRL)	32	R/W	0000_0000h	53.3.23/ 1645
4003_4160	Master Interface Data Burst Size Register (USBHS_BURSTSIZE)	32	R/W	0000_8080h	53.3.24/ 1646
4003_4164	Transmit FIFO Tuning Control Register (USBHS_TXFILLTUNING)	32	R/W	0000_0000h	53.3.25/ 1646
4003_4170	ULPI Register Access (USBHS_ULPI_VIEWPORT)	32	R/W	0000_0000h	53.3.26/ 1648
4003_4178	Endpoint NAK Register (USBHS_ENDPTNAK)	32	R/W	0000_0000h	53.3.27/ 1650
4003_417C	Endpoint NAK Enable Register (USBHS_ENDPTNAKEN)	32	R/W	0000_0000h	53.3.28/ 1651

Table continues on the next page...

## USBHS memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4003_4180	Configure Flag Register (USBHS_CONFIGFLAG)	32	R	0000_0001h	<a href="#">53.3.29/1652</a>
4003_4184	Port Status and Control Registers (USBHS_PORTSC1)	32	R/W	8000_0000h	<a href="#">53.3.30/1652</a>
4003_41A4	On-the-Go Status and Control Register (USBHS_OTGSC)	32	R/W	0000_1020h	<a href="#">53.3.31/1658</a>
4003_41A8	USB Mode Register (USBHS_USBMODE)	32	R/W	0000_5000h	<a href="#">53.3.32/1662</a>
4003_41AC	Endpoint Setup Status Register (USBHS_EPSETUPSR)	32	R/W	0000_0000h	<a href="#">53.3.33/1664</a>
4003_41B0	Endpoint Initialization Register (USBHS_EPPRIME)	32	R/W	0000_0000h	<a href="#">53.3.34/1664</a>
4003_41B4	Endpoint Flush Register (USBHS_EPFLUSH)	32	R/W	0000_0000h	<a href="#">53.3.35/1665</a>
4003_41B8	Endpoint Status Register (USBHS_EPSR)	32	R	0000_0000h	<a href="#">53.3.36/1666</a>
4003_41BC	Endpoint Complete Register (USBHS_EPCOMPLETE)	32	R/W	0000_0000h	<a href="#">53.3.37/1667</a>
4003_41C0	Endpoint Control Register 0 (USBHS_EPCR0)	32	R/W	0080_0080h	<a href="#">53.3.38/1668</a>
4003_41C4	Endpoint Control Register n (USBHS_EPCR1)	32	R/W	0000_0000h	<a href="#">53.3.39/1670</a>
4003_41C8	Endpoint Control Register n (USBHS_EPCR2)	32	R/W	0000_0000h	<a href="#">53.3.39/1670</a>
4003_41CC	Endpoint Control Register n (USBHS_EPCR3)	32	R/W	0000_0000h	<a href="#">53.3.39/1670</a>
4003_4200	USB General Control Register (USBHS_USBGENCTRL)	32	R/W	0000_0000h	<a href="#">53.3.40/1672</a>

### 53.3.1 Identification Register (USBHS\_ID)

The ID register provides a simple way to determine if the module is provided in the system. The ID register identifies the module and its revision.

Address: USBHS\_ID is 4003\_4000h base + 0h offset = 4003\_4000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	VERSIONID			VERSION			REVISION			TAG						
W	[Reserved]															
Reset	1	1	1	0	0	1	0	0	0	1	1	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	1	NID						0	ID							
W	[Reserved]															
Reset	1	1	1	1	1	0	1	0	0	0	0	0	0	1	0	1

#### USBHS\_ID field descriptions

Field	Description
31–29 VERSIONID	Version ID Internal version counter.
28–25 VERSION	Version Version of the module.
24–21 REVISION	Revision Revision number of the module.
20–16 TAG	Tag Tag of the module.
15–14 Reserved	Reserved This read-only field is reserved and always has the value one. Always reads as 0b11.
13–8 NID	Ones complement version of ID.
7–6 Reserved	Reserved This read-only field is reserved and always has the value zero. Always cleared
5–0 ID	Configuration number This number is set to 0x05.

### 53.3.2 General Hardware Parameters Register (USBHS\_HWGENERAL)

The HWGENERAL register contains parameters defining the particular implementation of the module.

Address: USBHS\_HWGENERAL is 4003\_4000h base + 4h offset = 4003\_4004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									
R	0																SM	PHYM	0	1	0	1																			
W																																									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	1									

#### USBHS\_HWGENERAL field descriptions

Field	Description
31–11 Reserved	Reserved This read-only field is reserved and always has the value zero. Always reads as zeroes.
10–9 SM	Serial mode Indicates presence of serial interface. Always 00. 00 Serial engine not present
8–6 PHYM	PHY Mode Indicates USB transceiver interface used. Always reads 010. 010 ULPI only
5–3 Reserved	Reserved This read-only field is reserved and always has the value zero.
2 Reserved	Reserved This read-only field is reserved and always has the value one.
1 Reserved	Reserved This read-only field is reserved and always has the value zero.
0 Reserved	Reserved This read-only field is reserved and always has the value one.

### 53.3.3 Host Hardware Parameters Register (USBHS\_HWHOST)

The HWHOST register provides host hardware parameters for this implementation of the module.

Address: USBHS\_HWHOST is 4003\_4000h base + 8h offset = 4003\_4008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TTPER								TTASY								0								NPORT		HC					
W	[Shaded]																															
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

#### USBHS\_HWHOST field descriptions

Field	Description
31–24 TTPER	Transaction translator periodic contexts. The number of supported transaction translator periodic contexts. Always reads as 0x10 (16 contexts supported).
23–16 TTASY	Transaction translator contexts. The number of transaction translator contexts. Always reads as 0x02.
15–4 Reserved	Reserved This read-only field is reserved and always has the value zero. Always cleared.
3–1 NPORT	Number of Ports Always 0, indicating the number of ports available (NPORT + 1) for this host implementation.
0 HC	Host Capable Always reads as 0b1, indicating the module is host capable.

### 53.3.4 Device Hardware Parameters Register (USBHS\_HWDEVICE)

Provides device hardware parameters for this implementation of the USBHS module.

Address: USBHS\_HWDEVICE is 4003\_4000h base + Ch offset = 4003\_400Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																DEVEP				0											
W	[Shaded]																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1

**USBHS\_HWDEVICE field descriptions**

Field	Description
31–6 Reserved	Reserved This read-only field is reserved and always has the value zero. Always reads as zero
5–1 DEVEP	Device endpoints. The number of supported endpoints. Always reads as 0b00100.
0 DC	Device Capable Always reads as 0b1, indicating the USBHS module is device capable.

**53.3.5 Transmit Buffer Hardware Parameters Register (USBHS\_HWTXBUF)**

The HWTXBUF register provides the transmit buffer parameters for this implementation of the module.

Address: USBHS\_HWTXBUF is 4003\_4000h base + 10h offset = 4003\_4010h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	TXLC	0							TXCHANADD							
W	[Shaded]															
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TXADD								TXBURST							
W	[Shaded]															
Reset	0	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0

**USBHS\_HWTXBUF field descriptions**

Field	Description
31 TXLC	Transmit local Context Registers Indicates how the device transmit context registers implement. Always set. 0 Store device transmit contexts in the TX FIFO 1 Store device transmit contexts in a register file
30–24 Reserved	Reserved This read-only field is reserved and always has the value zero. Always cleared

Table continues on the next page...

**USBHS\_HWTXBUF field descriptions (continued)**

Field	Description
23–16 TXCHANADD	Transmit Channel Address The number of address bits required to address one channel's worth of TX data. Always 0x7.
15–8 TXADD	Transmit Address. The number of address bits for the entire TX buffer. Always 0x9.
7–0 TXBURST	Transmit Burst. Indicates the number of data beats in a burst for transmit DMA data transfers. Always 0x8.

**53.3.6 Receive Buffer Hardware Parameters Register (USBHS\_HWRXBUF)**

The HWRXBUF register provide the receive buffer parameters for this implementation of the module.

Address: USBHS\_HWRXBUF is 4003\_4000h base + 14h offset = 4003\_4014h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0																RXADD						RXBURST										
W	0																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0

**USBHS\_HWRXBUF field descriptions**


Field	Description
31–16 Reserved	Reserved This read-only field is reserved and always has the value zero.
15–8 RXADD	Receive Address. The number of address bits for the entire RX buffer. Always reads as 0x08.
7–0 RXBURST	Receive Burst. Indicates the number of data beats in a burst for receive DMA data transfers. Always reads as 0x08.

### 53.3.7 General Purpose Timer n Load Register (USBHS\_GPTIMERLD)

The GPTIMERnLD register contains the timer duration or load value.

Addresses: USBHS\_GPTIMER0LD is 4003\_4000h base + 80h offset = 4003\_4080h

USBHS\_GPTIMER1LD is 4003\_4000h base + 88h offset = 4003\_4088h



#### USBHS\_GPTIMERnLD field descriptions


Field	Description
31–24 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared
23–0 GPTLD	Specifies the value to be loaded into the countdown timer on a reset. The value in this register represents the time in microseconds minus 1 for the timer duration. For example, for a one millisecond timer, load $1000 - 1 = 999$ (0x00_03E7).  <b>NOTE:</b> Maximum value is 0xFF_FFFF or 16.777215 seconds.

### 53.3.8 General Purpose Timer n Control Register (USBHS\_GPTIMERCTL)

The GPTIMERnCTL register controls the various functions of the general purpose timers.

Addresses: USBHS\_GPTIMER0CTL is 4003\_4000h base + 84h offset = 4003\_4084h

USBHS\_GPTIMER1CTL is 4003\_4000h base + 8Ch offset = 4003\_408Ch



#### USBHS\_GPTIMERnCTL field descriptions

Field	Description
31 RUN	<p>Timer Run</p> <p>Enables the general purpose timer. Setting or clearing this bit does not have an effect on the GPTCNT field.</p> <p>0 Timer stop 1 Timer run</p>
30 RST	<p>Timer Reset</p> <p>Setting this bit reloads GPTCNT with the value in GPTIMERnLD[GPTLD].</p> <p>0 No action 1 Load counter value</p>
29–25 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero. Must be cleared</p>
24 MODE	<p>Timer Mode</p> <p>Selects between a single timer countdown and a looped countdown. In one-shot mode, the timer counts down to zero, generates an interrupt, and stops until the counter is reset by software. In repeat mode, the</p>

Table continues on the next page...

**USBHS\_GPTIMERnCTL field descriptions (continued)**

Field	Description
	timer counts down to zero, generates an interrupt, and automatically reloads the counter and begins another countdown.  0 One shot 1 Repeat
23–0 GPTCNT	Timer Count  Indicates the current value of the running timer.

**53.3.9 System Bus Interface Configuration Register (USBHS\_USB\_SBUSCFG)**

The System Bus Interface Configuration (USBHS\_USB\_SBUSCFG) register contains the control for the system bus interface.

Address: USBHS\_USB\_SBUSCFG is 4003\_4000h base + 90h offset = 4003\_4090h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0															BURSTMODE
W	[Shaded]															BURSTMODE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**USBHS\_USB\_SBUSCFG field descriptions**

Field	Description
31–3 Reserved	Reserved  This read-only field is reserved and always has the value zero.
2–0 BURSTMODE	Burst mode  Selects the options for the burst signal of the Master Interface.  In all cases where the unspecified length burst is allowed, single accesses may also occur; this is mostly true when the transaction is not 32-bit aligned. Two consecutive single accesses should not happen.  When an INCRx burst size is selected and the transfer is not multiple of the INCRx burst, the burst is decomposed in the different ways. With BURSTMODE[2] = 1, the smaller bursts is unspecified length. with BURSTMODE[2] = 0, the smaller bursts are smaller INCRx or singles. For example, if it were required at a given time to transfer 22 words of information, for the following values of BURSTMODE the master sequences are:

*Table continues on the next page...*

## USBHS\_USB\_SBUSCFG field descriptions (continued)

Field	Description
	101 INCR4 + INCR4 + INCR4 + INCR4 + INCR4 + INCR unspec. length.
	110 INCR8 + INCR8 + INCR4 + INCR unspec. length.
	111 INCR16 + INCR4 + INCR unspec. length.
	001 INCR4 + INCR4 + INCR4 + INCR4 + INCR4 + SINGLE + SINGLE.
	010 INCR8 + INCR8 + INCR4 + SINGLE + SINGLE.
	011 INCR16 + INCR4 + SINGLE + SINGLE.
	When this field is different from zero, the values in the TXBURST/RXBURST bitfields in the USB_BURSTSIZE register are ignored by the controller.
	Internally the BURSTMODE is set to the value of the INCRx burst. Since this has a direct relation with the burst sizes you must be careful with AHB burst selected. Although the TXBURST/RXBURST are bypassed, this register can be written/read with no effect while the BURSTMODE field is non-zero.
	<b>NOTE:</b> Setting the BURSTMODE value to 000 might cause bus allocation during BULK or ISO transfers.
	<b>NOTE:</b> Changing this BURSTMODE field while a transaction is in progress yields undefined results. One possible way to prevent undefined results is to clear the Run/Stop (RS) bit in the USB_USBCMD register, after the HCHALTED is detected in USB_USBSTS.
	000 INCR burst of unspecified length
	001 INCR4, non-multiple transfers of INCR4 is decomposed into singles.
	010 INCR8, non-multiple transfers of INCR8, is decomposed into INCR4 or singles.
	011 INCR16, non-multiple transfers of INCR16, is decomposed into INCR8, INCR4 or singles.
	100 Reserved, do not use.
	101 INCR4, non-multiple transfers of INCR4 is decomposed into smaller unspecified length bursts.
	110 INCR8, non-multiple transfers of INCR8 is decomposed into smaller unspecified length bursts.
	111 INCR16, non-multiple transfers of INCR16 is decomposed into smaller unspecified length bursts.

### 53.3.10 Host Controller Interface Version and Capability Registers Length Register (USBHS\_HCIVERSION)

Contains the CAPLENGTH field used as an offset to add to the register base address to find the beginning of the operational register space, the location of the USBCMD register. Also contains a BCD encoding of the EHCI revision number supported by this OTG controller. The most-significant byte of the HCIVERSION field represents a major revision; the least-significant byte is the minor revision.

Address: USBHS\_HCIVERSION is 4003\_4000h base + 100h offset = 4003\_4100h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	HCIVERSION																0						CAPLENGTH									
W	0																0						0									
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

**USBHS\_HCIVERSION field descriptions**

Field	Description
31–16 HCIVERSION	EHCI revision number Value is reads as 0x0100, indicating version 1.0.
15–8 Reserved	Reserved This read-only field is reserved and always has the value zero.
7–0 CAPLENGTH	Capability registers length Always reads as 0x40.

**53.3.11 Host Controller Structural Parameters Register (USBHS\_HCSPARAMS)**

This register contains structural parameters such as the number of downstream ports.

Address: USBHS\_HCSPARAMS is 4003\_4000h base + 104h offset = 4003\_4104h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0				N_TT				N_PTT				0		PI	
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	N_CC				N_PCC				0		PPC	N_PORTS				
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1

**USBHS\_HCSPARAMS field descriptions**

Field	Description
31–28 Reserved	Reserved This read-only field is reserved and always has the value zero. Always cleared.
27–24 N_TT	Number of Transaction Translators. Non-EHCI field. Indicates number of embedded transaction translators associated with host controller. This field always reads as 0x0. See section “Embedded Transaction Translator Function,” for more information on embedded transaction translators.
23–20 N_PTT	Ports per Transaction Translator Non-EHCI field.

Table continues on the next page...

## USBHS\_HCSPARAMS field descriptions (continued)

Field	Description
	Indicates number of ports assigned to each transaction translator within host controller.
19–17 Reserved	Reserved This read-only field is reserved and always has the value zero. Always cleared.
16 PI	Port Indicators Indicates whether the ports support port indicator control. Always set.  0 No port indicator fields 1 The port status and control registers include a R/W field for controlling the state of the port indicator
15–12 N_CC	Number of Companion Controllers Indicates number of companion controllers associated with USBHS controller. Always cleared.
11–8 N_PCC	Number Ports per CC Indicates number of ports supported per internal companion controller. This field reads as 0x0 because no companion controllers are present.
7–5 Reserved	Reserved This read-only field is reserved and always has the value zero. Always cleared.
4 PPC	Power Port Control Indicates whether host controller supports port power control. Always reads as 0b1.  1 Ports have power port switches
3–0 N_PORTS	Number of Ports Indicates number of physical downstream ports implemented for host applications. Field value determines how many addressable port registers in the operational register. Always reads as 0x1.

### 53.3.12 Host Controller Capability Parameters Register (USBHS\_HCCPARAMS)

Identifies multiple mode control (time-base bit functionality) addressing capability.

Address: USBHS\_HCCPARAMS is 4003\_4000h base + 108h offset = 4003\_4108h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EECP								IST				0	ASP	PFL	ADC
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

#### USBHS\_HCCPARAMS field descriptions

Field	Description
31–16 Reserved	Reserved This read-only field is reserved and always has the value zero. Always cleared.
15–8 EECP	EHCI Extended Capabilities Pointer This optional field indicates the existence of a capabilities list. This field always reads as 0x000.  0x00 No extended capabilities are implemented
7–4 IST	Isochronous Scheduling Threshold Indicates where software can reliably update the isochronous schedule, relative to the current position of the executing host controller. This field always reads as 0x0.  0 The value of the least significant 3 bits indicates the number of microframes a host controller can hold a set of isochronous data structures (one or more) before flushing the state
3 Reserved	Reserved This read-only field is reserved and always has the value zero. Always cleared.
2 ASP	Asynchronous Schedule Park capability Indicates if the host controller supports the park feature for high-speed queue heads in the asynchronous schedule. The feature can be disabled or enabled and set to a specific level by using the asynchronous schedule park mode enable and asynchronous schedule park mode count fields in the USBCMD register. This bit always reads as 0b1.  0 Park not supported. 1 Park supported.

Table continues on the next page...

**USBHS\_HCCPARAMS field descriptions (continued)**

Field	Description
1 PFL	<p>Programmable Frame List flag</p> <p>Indicates that system software can specify and use a frame list length less than 1024 elements. This bit always reads as 0b1.</p> <p>1 Frame list size is configured via the USBCMD register frame list size field. The frame list must always be aligned on a 4K-page boundary. This requirement ensures that the frame list is always physically contiguous.</p>
0 ADC	<p>64-bit addressing capability.</p> <p>This bit always reads as 0b0, indicating 64-bit addressing is not supported.</p> <p>0 Data structures use 32-bit address memory pointers</p>

**53.3.13 Device Controller Interface Version (USBHS\_DCIVERSION)**

Not defined in the EHCI specification. DCIVERSION is a two-byte register containing a BCD encoding of the device controller interface. The most-significant byte of the register represents a major revision and the least-significant byte is the minor revision.

Address: USBHS\_DCIVERSION is 4003\_4000h base + 122h offset = 4003\_4122h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read	DCIVERSION																
Write																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1


**USBHS\_DCIVERSION field descriptions**

Field	Description
15–0 DCIVERSION	Device interface revision number.

### 53.3.14 Device Controller Capability Parameters (USBHS\_DCCPARAMS)

Not defined in the EHCI specification. Register describes the overall host/device capability of the USBHS module.

Address: USBHS\_DCCPARAMS is 4003\_4000h base + 124h offset = 4003\_4124h



**USBHS\_DCCPARAMS field descriptions**

Field	Description
31–9 Reserved	Reserved This read-only field is reserved and always has the value zero. always cleared.
8 HC	Host Capable Indicates the USBHS controller can operate as an EHCI compatible USB 2.0 host. Always reads as 0b1.
7 DC	Device Capable Indicates the USBHS controller can operate as an USB 2.0 device. Always set.
6–5 Reserved	Reserved This read-only field is reserved and always has the value zero. Always cleared
4–0 DEN	Device Endpoint Number This field indicates the number of endpoints built into the device controller. Always reads as 0b0100.

### 53.3.15 USB Command Register (USBHS\_USBCMD)

The module executes the command indicated in this register.

Address: USBHS\_USBCMD is 4003\_4000h base + 140h offset = 4003\_4140h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								ITC								FS2	ATDTW	SUTW	0	ASPE	0	ASP	0	IAA	ASE	PSE	FS	RST	RS		
W	0								ITC								FS2	ATDTW	SUTW	0	ASPE	0	ASP	0	IAA	ASE	PSE	FS	RST	RS		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### USBHS\_USBCMD field descriptions

Field	Description
31–24 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
23–16 ITC	Interrupt Threshold Control System software uses this field to set the maximum rate at which the module issues interrupts. ITC contains maximum interrupt interval measured in microframes.  0x00 Immediate (no threshold) 0x01 1 microframe 0x02 2 microframes 0x04 4 microframes 0x08 8 microframes 0x10 16 microframes 0x20 32 microframes 0x40 64 microframes Else Reserved
15 FS2	Frame list Size 2 See the FS bit description below. This is a non-EHCI bit.
14 ATDTW	Add dTD TripWire This is a non-EHCI bit. This bit is used as a semaphore when a dTD is added to an active (primed) endpoint. This bit is set and cleared by software. This bit is also cleared by hardware when the state machine is in a hazard region where adding a dTD to a primed endpoint may go unrecognized. More information appears in section “Executing a Transfer Descriptor.”
13 SUTW	Setup TripWire This is a non-EHCI bit. Used as a semaphore to ensure that the setup data payload of 8 bytes is extracted from a QH by driver software without being corrupted. If the setup lockout mode is off (USBMODE[SLOM] = 1) then a hazard exists when new setup data arrives, and the software copies setup from the QH for a previous setup packet. This bit is set and cleared by software and is cleared by hardware when a hazard exists. More information appears in section “Control Endpoint Operation.”

Table continues on the next page...

## USBHS\_USBCMD field descriptions (continued)

Field	Description
12 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared
11 ASPE	Asynchronous Schedule Park mode Enable Software uses this bit to enable or disable park mode.  0 Park mode disabled 1 Park mode enabled
10 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared
9–8 ASP	Asynchronous Schedule Park mode count Contains a count of the successive transactions the host controller can execute from a high-speed queue head on the asynchronous schedule before continuing traversal of the asynchronous schedule. Valid values are 0b1 to 0b11. Software must not write a zero to this field when ASPE is set as this results in undefined behavior.
7 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared
6 IAA	Interrupt on Async Advance doorbell Used as a doorbell by software to tell controller to issue an interrupt the next time it advances the asynchronous schedule. Software must write a 1 to this bit to ring the doorbell.  When controller has evicted all appropriate cached schedule states, it sets USBSTS[AAI] register. If the USBINTR[AAE] bit is set, the host controller asserts an interrupt at the next interrupt threshold.  The controller clears this bit after it has set the USBSTS[AAI] bit. Software must not write a 1 to this bit when the asynchronous schedule is inactive. Doing so yields undefined results. This bit used only in host mode.  Writing a 1 to this bit when the USBHS module is in device mode has undefined results.
5 ASE	Asynchronous Schedule Enable Controls whether the controller skips processing the asynchronous schedule. Only used in host mode.  0 Do not process asynchronous schedule. 1 Use the ASYNCLISTADDR register to access asynchronous schedule.
4 PSE	Periodic Schedule Enable Controls whether the controller skips processing periodic schedule. Used only in host mode.  0 Do not process periodic schedule. 1 Use the PERIODICLISTBASE register to access the periodic schedule.
3–2 FS	Frame list Size With bit 15, these bits make the FS[2:0] field, which specifies the frame list size controlling which bits in the frame index register must be used for the frame list current index. Used only in host mode.

*Table continues on the next page...*

## USBHS\_USBCMD field descriptions (continued)

Field	Description
	<p><b>NOTE:</b> Values below 256 elements are not defined in the EHCI specification.</p> <p>00 When FS2 = 0, the size is 1024 elements (4096 bytes). When FS2 = 1, the size is 64 elements (256 bytes).</p> <p>01 When FS2 = 0, the size is 512 elements (2048 bytes). When FS2 = 1, the size is 32 elements (128 bytes).</p> <p>10 When FS2 = 0, the size is 256 elements (1024 bytes). When FS2 = 1, the size is 16 elements (64 bytes).</p> <p>11 When FS2 = 0, the size is 128 elements (512 bytes). When FS2 = 1, the size is 8 elements (32 bytes).</p>
<p>1 RST</p>	<p>Controller Reset</p> <p>Software uses this bit to reset controller. Controller clears this bit when reset process completes. Clearing this register does not allow software to terminate the reset process early.</p> <p>Host mode:</p> <p>When software sets this bit, the controller resets its internal pipelines, timers, counters, state machines etc. to their initial value. Any transaction in progress on the USB immediately terminates. A USB reset is not driven on downstream ports. Software must not set this bit when the USBSTS[HCH] bit is cleared. Attempting to reset an actively running host controller results in undefined behavior.</p> <p>Device mode:</p> <p>When software sets this bit, the controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Setting this bit with the device in the attached state is not recommended because it has an undefined effect on an attached host. To ensure the device is not in an attached state before initiating a device controller reset, all primed endpoints must be flushed and the USBCMD[RS] bit must be cleared.</p>
<p>0 RS</p>	<p>Run/Stop</p> <p>Host mode:</p> <p>When set, the controller proceeds with the execution of the schedule. The controller continues execution as long as this bit is set. When this bit is cleared, the controller completes the current transaction on the USB and then halts. The USBSTS[HCH] bit indicates when the host controller finishes the transaction and enters the stopped state. Software must not set this bit unless controller is in halted state (USBSTS[HCH] = 1).</p> <p>Device mode:</p> <p>Setting this bit causes the controller to enable a pull-up on DP and initiate an attach event. This control bit is not directly connected to the pull-up enable, as the pull-up becomes disabled upon transitioning into high-speed mode. Software must use this bit to prevent an attach event before the USBHS controller has properly initialized. Clearing this bit causes a detach event.</p>

### 53.3.16 USB Status Register (USBHS\_USBSTS)

This register indicates various states of each module and any pending interrupts. This register does not indicate status resulting from a transaction on the serial bus. Software clears certain bits in this register by writing a 1 to them.

Address: USBHS\_USBSTS is 4003\_4000h base + 144h offset = 4003\_4144h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0						TI1	TI0	0				UPI	UAI	0	NAKI
W							w1c	w1c								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	AS	PS	RCL	HCH	0	ULPII	0	SLI	SRI	URI	AAI	SEI	FRI	PCI	UEI	UI
W								w1c								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### USBHS\_USBSTS field descriptions

Field	Description
31–26 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
25 TI1	General purpose Timer 1 Interrupt Set when the counter in the GPTIMER1CTRL register transitions to zero. Writing a one to this bit clears it.  0 No interrupt 1 Interrupt occurred
24 TI0	General purpose Timer 0 Interrupt Set when the counter in the GPTIMER0CTRL register transitions to zero. Writing a one to this bit clears it.  0 No interrupt 1 Interrupt occurred
23–20 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
19 UPI	USB host Periodic Interrupt

Table continues on the next page...

## USBHS\_USBSTS field descriptions (continued)

Field	Description
	<p>Set by the host controller when the cause of an interrupt is a completion of a USB transaction where the transfer descriptor (TD) has an interrupt on complete (IOC) bit set and the TD was from the periodic schedule.</p> <p>This bit is also set by the host controller when a short packet is detected and the packet is on the periodic schedule. A short packet is when the actual number of bytes received was less than the expected number of bytes.</p> <p><b>NOTE:</b> This bit is not used by the device controller and is always zero.</p>
18 UAI	<p>USB host Asynchronous Interrupt</p> <p>Set by the host controller when the cause of an interrupt is a completion of a USB transaction where the transfer descriptor (TD) has an interrupt on complete (IOC) bit set and the TD was from the asynchronous schedule.</p> <p>This bit is also set by the host controller when a short packet is detected and the packet is on the asynchronous schedule. A short packet is when the actual number of bytes received was less than the expected number of bytes.</p> <p><b>NOTE:</b> This bit is not used by the device controller and is always zero.</p>
17 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero. Must be cleared.</p>
16 NAKI	<p>NAK Interrupt</p> <p>Set by hardware for a particular endpoint when the TX/RX endpoint's NAK bit and the corresponding TX/RX endpoint's NAK enable bit are set. The hardware automatically clears this bit when all the enabled TX/RX endpoint NAK bits are cleared.</p>
15 AS	<p>Asynchronous schedule Status</p> <p>Reports the current real status of asynchronous schedule. Controller is not immediately required to disable or enable the asynchronous schedule when software transitions the USBCMD[ASE] bit. When this bit and the USBCMD[ASE] bit have the same value, the asynchronous schedule is enabled (1) or disabled (0). Used only in host mode.</p> <p>0 Disabled 1 Enabled</p>
14 PS	<p>Periodic schedule Status</p> <p>Reports current real status of periodic schedule. Controller is not immediately required to disable or enable the periodic schedule when software transitions the USBCMD[PSE] bit. When this bit and the USBCMD[PSE] bit have the same value, the periodic schedule is enabled or disabled. Used only in host mode.</p> <p>0 Disabled 1 Enabled</p>
13 RCL	<p>Reclamation</p> <p>Detects an empty asynchronous schedule. Used only by the host mode.</p> <p>0 Non-empty asynchronous schedule 1 Empty asynchronous schedule</p>

Table continues on the next page...

## USBHS\_USBSTS field descriptions (continued)

Field	Description
12 HCH	<p>Host Controller Halted</p> <p>This bit is cleared when the USBCMD[RS] bit is set. The controller sets this bit after it stops executing because of the USBCMD[RS] bit being cleared, by software or the host controller hardware (for example, internal error). Used only in host mode.</p> <p>0 Running 1 Halted</p>
11 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero. Must be cleared.</p>
10 ULPII	<p>ULPI Interrupt</p> <p>Set by event completion.</p>
9 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero. Must be cleared.</p>
8 SLI	<p>Device-controller suspend</p> <p>Non-EHCI bit. When a device controller enters a suspend state from an active state, this bit is set. The device controller clears the bit upon exiting from a suspend state. Used only by the device controller.</p> <p>0 Active 1 Suspended</p>
7 SRI	<p>SOF Received</p> <p>This is a non-EHCI status bit. Software writes a 1 to this bit to clear it.</p> <p>Host mode:</p> <p>In host mode, this bit is set every 125 ms, provided PHY clock is present and running (for example, the port is NOT suspended) and can be used by the host-controller driver as a time base.</p> <p>Device mode:</p> <p>When controller detects a start of (micro) frame, bit is set. When a SOF is extremely late, controller automatically sets this bit to indicate an SOF was expected. Therefore, this bit is set roughly every 1 ms in device FS mode and every 125 us in HS mode, and it is synchronized to the actual SOF received. Because the controller is initialized to FS before connect, this bit is set at an interval of 1 ms during the prelude to the connect and chirp.</p>
6 URI	<p>USB Reset received</p> <p>A non-EHCI bit. When the controller detects a USB reset and enters the default state, this bit is set. Software can write a 1 to this bit to clear it. Used only by in device mode.</p> <p>0 No reset received 1 Reset received</p>
5 AAI	<p>Interrupt on Async Advance</p> <p>By setting the USBCMD[IAA] bit, system software can force the controller to issue an interrupt the next time the controller advances the asynchronous schedule. This status bit indicates the assertion of that interrupt source. Used only by the host mode.</p>

*Table continues on the next page...*


## USBHS\_USBSTS field descriptions (continued)

Field	Description
	0 No async advance interrupt 1 Async advance interrupt
4 SEI	<b>System Error</b> Set when an error is detected on the system bus. If the system error enable bit (USBINTR[SEE]) is set, interrupt generates. The interrupt and status bits remain set until cleared by writing a 1 to this bit. Additionally, when in host mode, the USBCMD[RS] bit is cleared, effectively disabling controller. An interrupt generates for the USBHS controller in device mode, but no other action is taken. 0 Normal operation 1 Error
3 FRI	<b>Frame-list Rollover</b> Controller sets this bit when the frame list index (FRINDEX) rolls over from its maximum value to 0. The exact value the rollover occurs depends on the frame list size. For example, if the frame list size (as programmed in the USBCMD[FS] field) is 1024, the frame index register rolls over every time FRINDEX[13] toggles. Similarly, if the size is 512, the controller sets this bit each time FRINDEX[12] toggles. Used only in the host mode.
2 PCI	<b>Port Change detect</b> This bit is not EHCI compatible. Host mode: Controller sets this bit when a connect status occurs on any port, a port enable/disable change occurs, an over-current change occurs, or the force port resume (PORTSCn[FPR]) bit is set as the result of a J-K transition on the suspended port. Device mode: The controller sets this bit when it enters the full- or high-speed operational state. When it exits the full- or high-speed operation states due to reset or suspend events, the notification mechanisms are URI and SLI bits respectively. The device controller detects resume signaling only.
1 UEI	<b>USB Error Interrupt</b> When completion of USB transaction results in error condition, the controller sets this bit. If the TD on which the error interrupt occurred also had its interrupt on complete (IOC) bit set, this bit is set along with the USBINT bit. See Section 4.15.1 in the EHCI specification for a complete list of host error interrupt conditions. See Table 24-62 for more information on device error matrix. 0 No error 1 Error detected
0 UI	<b>USB Interrupt (USBINT)</b> This bit is set by the controller when the cause of an interrupt is a completion of a USB transaction where the TD has an interrupt on complete (IOC) bit set. This bit is also set by the controller when a short packet is detected. A short packet is when the actual number of bytes received was less than the expected number of bytes.

### 53.3.17 USB Interrupt Enable Register (USBHS\_USBINTR)

The interrupts to software are enabled with this register. An interrupt generates when a bit is set and the corresponding interrupt is active. The USB status register (USBSTS) continues to show interrupt sources (even if the USBINTR register disables them), allowing polling of interrupt events by the software.

Address: USBHS\_USBINTR is 4003\_4000h base + 148h offset = 4003\_4148h



#### USBHS\_USBINTR field descriptions

Field	Description
31–26 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
25 TIE1	General purpose Timer 1 Interrupt Enable When this bit and USBSTS[GPTINT1] are set, the USB controller issues an interrupt to the processor. The interrupt is acknowledged by clearing GPTINT1.  0 Disabled 1 Enabled
24 TIE0	General purpose Timer 0 Interrupt Enable When this bit and USBSTS[GPTINT0] are set, the USB controller issues an interrupt to the processor. The interrupt is acknowledged by clearing GPTINT0.  0 Disabled 1 Enabled
23–20 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
19 UPIE	USB host Periodic Interrupt Enable When this bit and USBSTS[USBHSTPERINT] are set, the host controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by clearing USBHSTPERINT.
18 UAIE	USB host Asynchronous Interrupt Enable When this bit and USBSTS[USBHSTASYNCINT] are set, the host controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by clearing USBHSTASYNCINT.

Table continues on the next page...

## USBHS\_USBINTR field descriptions (continued)

Field	Description
17 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
16 NAKE	NAK Interrupt Enable When this bit and the USBSTS[NAKI] bit are set, an interrupt generates.  0 Disabled 1 Enabled
15–11 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
10 ULPIE	ULPI Enable When this bit and USBSTS[ULPII] are set, controller issues an interrupt. The interrupt is acknowledged by writing a 1 to USBSTS[ULPII].
9 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
8 SLE	Sleep (DC suspend) Enable A non-EHCI bit. When this bit is set and the USBSTS[SLI] bit transitions, USBHS controller issues an interrupt. Software writing a 1 to the USBSTS[SLI] bit acknowledges the interrupt. Used only in device mode.  0 Disabled 1 Enabled
7 SRE	SOF-Received Enable This is a non-EHCI bit. When this bit and the USBSTS[SRI] bit are set, controller issues an interrupt. Software clearing the USBSTS[SRI] bit acknowledges the interrupt.  0 Disabled 1 Enabled
6 URE	USB-Reset Enable A non-EHCI bit. When this bit and the USBSTS[URI] bit are set, device controller issues an interrupt. Software clearing the USBSTS[URI] bit acknowledges the interrupt. Used only in device mode.  0 Disabled 1 Enabled
5 AAE	Interrupt on Async advance Enable When this bit and the USBSTS[AAI] bit are set, controller issues an interrupt at the next interrupt threshold. Software clearing the USBSTS[AAI] bit acknowledges the interrupt.  0 Disabled 1 Enabled

Table continues on the next page...

## USBHS\_USBINTR field descriptions (continued)

Field	Description
4 SEE	<p>System Error Enable</p> <p>When this bit and the USBSTS[SEI] bit are set, controller issues an interrupt. Software clearing the USBSTS[SEI] bit acknowledges the interrupt.</p> <p>0 Disabled 1 Enabled</p>
3 FRE	<p>Frame list Rollover Enable</p> <p>When this bit and the USBSTS[FRI] bit are set, controller issues an interrupt. Software clearing the USBSTS[FRI] bit acknowledges the interrupt. Used only in host mode.</p> <p>0 Disabled 1 Enabled</p>
2 PCE	<p>Port Change detect Enable</p> <p>When this bit and the USBSTS[PCI] bit are set, controller issues an interrupt. Software clearing the USBSTS[PCI] bit acknowledges the interrupt.</p> <p>0 Disabled 1 Enabled</p>
1 UEE	<p>USB Error interrupt Enable</p> <p>When this bit and the USBSTS[UEI] bit are set, controller issues an interrupt at the next interrupt threshold. Software clearing the USBSTS[UEI] bit acknowledges the interrupt.</p> <p>0 Disabled 1 Enabled</p>
0 UE	<p>USB interrupt Enable</p> <p>When this bit is 1 and the USBSTS[UI] bit is set, the USBHS controller issues an interrupt at the next interrupt threshold. Software clearing the USBSTS[UI] bit acknowledges the interrupt.</p> <p>0 Disabled 1 Enabled</p>


### 53.3.18 Frame Index Register (USBHS\_FRINDEX)

In host mode, the controller uses this register to index the periodic frame list. The register updates every 125 microseconds (once each microframe). Bits [N–3] select a particular entry in the periodic frame list during periodic schedule execution. The number of bits used for the index depends on the size of the frame list as set by system software in the USBCMD[FS] field.

Only perform 32-bit accesses to this register. Byte writes produce undefined results. This register cannot be written unless the USBHS controller is in halted state as the USBSTS[HCH] bit indicates. A write to this register while the USBSTS[RS] bit is set produces undefined results. Writes to this register also affect the SOF value.

In device mode, this register is read-only, and the USBHS controller updates the FRINDEX[13–3] bits from the frame number the SOF marker indicates. When the USB bus receives a SOF, FRINDEX[13–3] checks against the SOF marker. If FRINDEX[13–3] is different from the SOF marker, FRINDEX[13–3] is set to the SOF value and FRINDEX[2–0] is cleared (SOF for 1 ms frame). If FRINDEX[13–3] equals the SOF value, FRINDEX[2–0] is incremented (SOF for 125 microsec microframe.)

Address: USBHS\_FRINDEX is 4003\_4000h base + 14Ch offset = 4003\_414Ch



**USBHS\_FRINDEX field descriptions**


Field	Description																											
31–14 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.																											
13–0 FRINDEX	<p>Frame Index</p> <p>The value in this register increments at the end of each time frame (microframe). Bits [N– 3] are for the frame list current index. This means each location of the frame list is accessed 8 times per frame (once each microframe) before moving to the next index.</p> <p>In device mode, the value is the current frame number of the last frame transmitted and not used as an index.</p> <p>In either mode, bits 2–0 indicate current microframe.</p> <p>The table illustrates values of N based on the value of the USBCMD[FS] field when used in host mode.</p> <p style="text-align: center;"><b>Table 53-27. FRINDEX N Values</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>USBCMD[FS]</th> <th>Frame List Size</th> <th>FRINDEX N value</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>1024 elements (4096 bytes)</td> <td>12</td> </tr> <tr> <td>001</td> <td>512 elements (2048 bytes)</td> <td>11</td> </tr> <tr> <td>010</td> <td>256 elements (1024 bytes)</td> <td>10</td> </tr> <tr> <td>011</td> <td>128 elements (512 bytes)</td> <td>9</td> </tr> <tr> <td>100</td> <td>64 elements (256 bytes)</td> <td>8</td> </tr> <tr> <td>101</td> <td>32 elements (128 bytes)</td> <td>7</td> </tr> <tr> <td>110</td> <td>16 elements (64 bytes)</td> <td>6</td> </tr> <tr> <td>111</td> <td>8 elements (32 bytes)</td> <td>5</td> </tr> </tbody> </table>	USBCMD[FS]	Frame List Size	FRINDEX N value	000	1024 elements (4096 bytes)	12	001	512 elements (2048 bytes)	11	010	256 elements (1024 bytes)	10	011	128 elements (512 bytes)	9	100	64 elements (256 bytes)	8	101	32 elements (128 bytes)	7	110	16 elements (64 bytes)	6	111	8 elements (32 bytes)	5
USBCMD[FS]	Frame List Size	FRINDEX N value																										
000	1024 elements (4096 bytes)	12																										
001	512 elements (2048 bytes)	11																										
010	256 elements (1024 bytes)	10																										
011	128 elements (512 bytes)	9																										
100	64 elements (256 bytes)	8																										
101	32 elements (128 bytes)	7																										
110	16 elements (64 bytes)	6																										
111	8 elements (32 bytes)	5																										

### 53.3.19 Periodic Frame List Base Address Register (USBHS\_PERIODICLISTBASE)

This register contains the beginning address of the periodic frame list in the system memory. The host controller driver loads this register prior to starting the schedule execution by the controller. The memory structure referenced by this physical memory pointer assumes to be 4-Kbyte aligned. The contents combine with the FRINDEX register to enable the controller to step through the periodic frame list in sequence.

**The host and device mode functions share this register. In host mode, it is the PERIODICLISTBASE register; in device mode, it is the DEVICEADDR register.** See section “Device Address Register (DEVICEADDR),” for more information.

Address: USBHS\_PERIODICLISTBASE is 4003\_4000h base + 154h offset = 4003\_4154h



**USBHS\_PERIODICLISTBASE field descriptions**


Field	Description
31–12 PERBASE	Base address These bits correspond to memory address signal [31:12]. Used only in the host mode.
11–0 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.

### 53.3.20 Device Address Register (USBHS\_DEVICEADDR)

This register is not defined in the EHCI specification. For device mode, the upper seven bits of this register represent the device address. After any controller or USB reset, the device address is set to the default address (0). The default address matches all incoming addresses. Software reprograms the address after receiving a SET\_ADDRESS descriptor.

**The host and device mode functions share this register. In device mode, it is the DEVICEADDR register; in host mode, it is the PERIODICLISTBASE register.** See section “Periodic Frame List Base Address Register (PERIODICLISTBASE),” for more information.

Address: USBHS\_DEVICEADDR is 4003\_4000h base + 154h offset = 4003\_4154h



**USBHS\_DEVICEADDR field descriptions**


Field	Description
31–25 USBADR	Device Address This field corresponds to the USB device address.
24 USBADRA	Device Address Advance This field provides a mechanism for staging the device address in advance.  After the status phase of the SET_ADDRESS descriptor, the DCD has 2 ms to program the USBADR field. This mechanism ensures this specification is met when the DCD cannot write to the device address within 2 ms from the SET_ADDRESS status phase. If the DCD writes the USBADR with USBADRA equaling 1 after the SET_ADDRESS data phase (before the prime of the status phase), the USBADR is programmed instantly at the correct time and meets the 2 ms USB requirement.  Hardware automatically clears this bit on the following conditions: <ul style="list-style-type: none"> <li>• IN is ACKed to endpoint 0. (USBADR is updated from staging register.)</li> <li>• OUT/SETUP occur to endpoint 0. (USBADR is not updated.)</li> <li>• Device Reset occurs. (USBADR is reset to 0.)</li> </ul> 0 Writes to USBADR are instantaneous. 1 When this bit is written to a 1 at the same time or before USBADR is written, the write to the USBADR field is staged and held in a hidden register. After an IN occurs on endpoint 0 and is ACKed, USBADR is loaded from the holding register.
23–0 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.

**53.3.21 Current Asynchronous List Address Register (USBHS\_ASYNCLISTADDR)**

The ASYNCLISTADDR register contains the address of the next asynchronous queue head to executed by the host.

The host and device mode functions share this register. In host mode, it is the **ASYNCLISTADDR** register; in device mode, it is the **EPLISTADDR** register. See section “Endpoint List Address Register (EPLISTADDR),” for more information.

Address: USBHS\_ASYNCLISTADDR is 4003\_4000h base + 158h offset = 4003\_4158h



**USBHS\_ASYNCLISTADDR field descriptions**


Field	Description
31–5 ASYBASE	Link pointer low (LPL) These bits correspond to memory address signal [31:5]. This field may only reference a queue head (QH). Used only in host mode.
4–0 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.

**53.3.22 Endpoint List Address Register (USBHS\_EPLISTADDR)**

This register is not defined in the EHCI specification. For device mode, this register contains the address of the endpoint list top in system memory. The memory structure referenced by this physical memory pointer assumes to be 64-bytes. The queue head is actually a 48-byte structure, but must be aligned on 64-byte boundary. However, the EPBASE field has a granularity of 2 Kbytes; in practice, the queue head should be 2-Kbyte aligned.

The host and device mode functions share this register. In device mode, it is the **EPLISTADDR** register; in host mode, it is the **ASYNCLISTADDR** register. See section “Current Asynchronous List Address Register (ASYNCLISTADDR),” for more information.

Address: USBHS\_EPLISTADDR is 4003\_4000h base + 158h offset = 4003\_4158h



## USBHS\_EPLISTADDR field descriptions

Field	Description
31–11 EPBASE	Endpoint list address  Correspond to memory address signals [31:11] References a list of up to 32 queue heads (i.e. one queue head per endpoint and direction). Address of the top of the endpoint list.
10–0 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.

## 53.3.23 Host TT Asynchronous Buffer Control (USBHS\_TTCTRL)

Address: USBHS\_TTCTRL is 4003\_4000h base + 15Ch offset = 4003\_415Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	TTHA							0																							
W	0																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## USBHS\_TTCTRL field descriptions

Field	Description
31 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must ne cleared.
30–24 TTHA	TT Hub Address  This field is used to match against the Hub Address field in a QH or siTD to determine if the packet is routed to the internal TT for directly attached FS/LS devices. If the hub address in the QH or siTD does not match this address then the packet is broadcast on the high speed ports destined for a downstream HS hub with the address in the QH or siTD.
23–0 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.

### 53.3.24 Master Interface Data Burst Size Register (USBHS\_BURSTSIZE)

This register is not defined in the EHCI specification. BURSTSIZE dynamically controls the burst size during data movement on the initiator (master) interface.

Address: USBHS\_BURSTSIZE is 4003\_4000h base + 160h offset = 4003\_4160h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																TXPBURST						RXPBURST									
W	0																1						1									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

#### USBHS\_BURSTSIZE field descriptions

Field	Description
31–16 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
15–8 TXPBURST	Programable TX Burst length Represents the maximum length of a burst in 32-bit words while moving data from system memory to the USB bus. Must not be set to greater than 16. If the BURSTSIZE field of register SBUSCFG is non-zero, the TXPBURST field returns the value of the INCRx length.
7–0 RXPBURST	Programable RX Burst length This register represents the maximum length of a burst in 32-bit words while moving data from the USB bus to system memory. Must not be set to greater than 16. If the BURSTSIZE field of register SBUSCFG is non-zero, the RXPBURST field returns the value of the INCRx length.

### 53.3.25 Transmit FIFO Tuning Control Register (USBHS\_TXFILLTUNING)

This register is not defined in the EHCI specification. The TXFILLTUNING register controls performance tuning associated with how the module posts data to the TX latency FIFO before moving the data onto the USB bus. The specific areas of performance include how much data to post into the FIFO and an estimate for how long that operation takes in the target system.

Definitions:

$T_0$  = Standard packet overhead

$T_1$  = Time to send data payload


$T_s$  = Total packet flight time (send-only) packet ( $T_s = T_0 + T_1$ )

$T_{ff}$  Time to fetch packet into TX FIFO up to specified level

$T_p$  Total packet time (fetch and send) packet ( $T_p = T_{ff} + T_s$ )

Upon discovery of a transmit (OUT/SETUP) packet in the data structures, the host controller checks to ensure  $T_p$  remains before the end of the (micro)frame. If so, it pre-fills the TX FIFO. If at anytime during the pre-fill operation the time remaining the (micro)frame is less than  $T_s$ , packet attempt ceases and tries at a later time. Although this is not an error condition and the module eventually recovers, a mark is made in the scheduler health counter to mark the occurrence of a back-off event. When a back-off event is detected, the partial packet fetched may need to be discarded from the latency buffer to make room for periodic traffic beginning after the next SOF. Too many back-off events can waste bandwidth and power on the system bus and should be minimized (not necessarily eliminated). The TSCHHEALTH ( $T_{ff}$ ) parameter described below can minimize back-offs.

Address: USBHS\_TXFILLTUNING is 4003\_4000h base + 164h offset = 4003\_4164h



**USBHS\_TXFILLTUNING field descriptions**

Field	Description
31–22 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
21–16 TXFIFOTHRES	FIFO burst Threshold  FIFO burst threshold. Controls the number of data bursts that are posted to the TX latency FIFO in host mode before the packet begins on the bus. The minimum value is 2 and this value should be as low as possible to maximize USB performance. Systems with unpredictable latency and/or insufficient bandwidth can use a higher value where the FIFO may underrun because the data transferred from the latency FIFO to USB occurs before it can replenish from system memory.  This value is ignored if the USBMODE[SDIS] bit is set. When the USBMODE[SDIS] bit is set, the host controller behaves as if TXFIFOTHRES is set to its maximum value.
15–13 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.

Table continues on the next page...

## USBHS\_TXFILLTUNING field descriptions (continued)

Field	Description
12–8 TXSCHHEALTH	<p>Scheduler Health counter</p> <p>These bits increment when the host controller fails to fill the TX latency FIFO to the level programmed by TXFIFOTHRES before running out of time to send the packet before the next SOF.</p> <p>This health counter measures the number of times this occurs to provide feedback to selecting a proper TXSCHOH. Writing to this register clears the counter and this counter stops counting after reaching the maximum of 31.</p>
7 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero.</p>
6–0 TXSCHOH	<p>Scheduler Overhead</p> <p>These bits add an additional fixed offset to the schedule time estimator described as <math>T_{ff}</math>. As an approximation, the value chosen for this register should limit the number of back-off events captured in the TXSCHHEALTH field to less than 10 per second in a highly utilized bus. Choosing a value too high for this register is not desired as it can needlessly reduce USB utilization.</p> <p>The time unit represented in this register is 1.267 ms when a device connects in high-speed mode.</p> <p>The time unit represented in this register is 6.333 ms when a device connects in low-/full-speed mode.</p> <p>For most applications, TXSCHOH can be set to 4 or less. A good value to begin with is:</p> $(TXFIFOTHRES \times BURSTSIZE \times 4) / (40 \times \text{TimeUnit})$ <p>Always rounded to the next higher integer. TimeUnit is 1.267 or 6.333 as noted earlier in this description. For example, if TXFIFOTHRES is 5 and BURSTSIZE is 8, set TXSCHOH to <math>5 \times (8 \times 4) / (40 \times 1.267)</math> equals 4 for a high-speed link. If this value of TXSCHOH results in a TXSCHHEALTH count of 0 per second, low the value by 1 if optimizing performance is desired. If TXSCHHEALTH exceeds 10 per second, raise the value by 1.</p> <p>If streaming mode is disabled via the USBMODE register, treat TXFIFOTHRES as the maximum value for purposes of the TXSCHOH calculation.</p>

### 53.3.26 ULPI Register Access (USBHS\_ULPI\_VIEWPORT)

The register provides indirect access to the ULPI PHY register set. Although the controller modules perform access to the ULPI PHY register set, there may be circumstances where software may need direct access.

#### NOTE

Be advised that writes to the ULPI through the ULPI viewport can substantially harm standard USB operations. Currently no usage model has been defined where software should need to execute writes directly to the ULPI. Executing read operations through the ULPI viewport should have no harmful side effects to standard USB operations. Also, if the ULPI interface is not enabled, this register is always read cleared.

There are two operations that can be performed with the ULPI viewport, wake-up and read/write operations. The wake-up operation is used to put the ULPI interface into normal operation mode and re-enable the clock if necessary. A wake-up operation is required before accessing the registers when the ULPI interface is operating in low power mode, serial mode, or carkit mode. The ULPI state can be determined by reading the sync state bit (ULPI\_SS). If this bit is set, then the ULPI interface is running in normal operating mode and can accept read/write operations. If ULPI\_SS is cleared, then read/write operations are not executed. Undefined behavior results if a read or write operation is performed when ULPI\_SS is cleared. To execute a wake-up operation, write all 32-bits of the ULPI VIEWPORT where ULPI\_PORT is constructed appropriately and the ULPI\_WU bit is set and the ULPI\_RUN bit is cleared. Poll the ULPI VIEWPORT until ULPI\_WU is cleared for the operation to complete.

To execute a read or write operation, write all 32-bits of the ULPI VIEWPORT where ULPI\_DATWR, ULPI\_ADDR, ULPI\_PORT, ULPI\_RW are constructed appropriately and the ULPI\_RUN bit is set. Poll the ULPI VIEWPORT until ULPI\_RUN is cleared for the operation to complete. For read operations, ULPI\_DATRD is valid after ULPI\_RUN is cleared.

The polling method above can be replaced with interrupts using the ULPI interrupt defined in the USBSTS and USBINTR registers. When a wake-up or read/write operation completes, the ULPI interrupt is set.

Address: USBHS\_ULPI\_VIEWPORT is 4003\_4000h base + 170h offset = 4003\_4170h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R				0		ULPI_PORT			ULPI_ADDR							
W	ULPI_WU	ULPI_RUN	ULPI_RW		ULPI_SS											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ULPI_DATRD								ULPI_DATWR							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**USBHS\_ULPI\_VIEWPORT field descriptions**

Field	Description
31 ULPI_WU	<p>ULPI Wake-Up</p> <p>Setting this bit begins the wake-up operation. This bit automatically clears after the wake-up is complete. After this bit is set, it can not be cleared by software.</p> <p><b>NOTE:</b> The driver must never execute a wake-up and a read/write operation at the same time.</p>

Table continues on the next page...

**USBHS\_ULPI\_VIEWPORT field descriptions (continued)**

Field	Description
30 ULPI_RUN	<p>ULPI Run</p> <p>Setting this bit begins a read/write operation. This bit automatically clears after the read/write is complete. After this bit is set, it can not be cleared by software.</p> <p><b>NOTE:</b> The driver must never execute a wake-up and a read/write operation at the same time.</p>
29 ULPI_RW	<p>ULPI Read/Write</p> <p>Selects between running a read or write operation to the ULPI.</p> <p>0 Read 1 Write</p>
28 Reserved	<p>Reserved</p> <p>This read-only field is reserved and always has the value zero. Should be cleared</p>
27 ULPI_SS	<p>ULPI Sync State</p> <p>Represents the state of the ULPI interface. Before reading this bit, the ULPI_PORT field should be set accordingly if used with the multi-port host. Otherwise, this field should always remain 0.</p> <p>0 Any other state (that is, carkit, serial, low power) 1 Normal sync state</p>
26–24 ULPI_PORT	<p>ULPI Port number</p> <p>For wake-up or read/write operations this value selects the port number to which the ULPI PHY is attached. Valid values are 0 and 1.</p>
23–16 ULPI_ADDR	<p>ULPI data Address</p> <p>When a read or write operation is commanded, the address of the operation is written to this field.</p>
15–8 ULPI_DATRD	<p>ULPI Data Read</p> <p>After a read operation completes, the result is placed in this field.</p>
7–0 ULPI_DATWR	<p>ULPI Data Write</p> <p>When a write operation is commanded, the data to be sent is written to this field.</p>

**53.3.27 Endpoint NAK Register (USBHS\_ENDPTNAK)**

Address: USBHS\_ENDPTNAK is 4003\_4000h base + 178h offset = 4003\_4178h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0												EPTN				0												EPRN			
W	0												w1c				0												w1c			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## USBHS\_ENDPTNAK field descriptions

Field	Description
31–20 Reserved	Reserved This read-only field is reserved and always has the value zero.
19–16 EPTN	TX Endpoint NAK Each TX endpoint has 1 bit in this field. The bit is set when the device sends a NAK handshake on a received IN token for the corresponding endpoint. <ul style="list-style-type: none"> <li>• EPTN[3]—Endpoint #3</li> <li>• EPTN[2]—Endpoint #2</li> <li>• EPTN[1]—Endpoint #1</li> <li>• EPTN[0]—Endpoint #0</li> </ul>
15–4 Reserved	Reserved This read-only field is reserved and always has the value zero.
3–0 EPRN	RX Endpoint NAK Each RX endpoint has 1 bit in this field. The bit is set when the device sends a NAK handshake on a received OUT or PING token for the corresponding endpoint. <ul style="list-style-type: none"> <li>• EPRN[3]—Endpoint #3</li> <li>• EPRN[2]—Endpoint #2</li> <li>• EPRN[1]—Endpoint #1</li> <li>• EPRN[0]—Endpoint #0</li> </ul>

## 53.3.28 Endpoint NAK Enable Register (USBHS\_ENDPTNAKEN)

Address: USBHS\_ENDPTNAKEN is 4003\_4000h base + 17Ch offset = 4003\_417Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0												EPTNE				0												EPRNE			
W	w1c												w1c				w1c												w1c			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## USBHS\_ENDPTNAKEN field descriptions

Field	Description
31–20 Reserved	Reserved This read-only field is reserved and always has the value zero.
19–16 EPTNE	TX Endpoint NAK Each bit is an enable bit for the corresponding TX Endpoint NAK bit. If this bit is set and the corresponding TX Endpoint NAK bit is set, the NAK Interrupt bit is set. <ul style="list-style-type: none"> <li>• EPTNE[3]—Endpoint #3</li> <li>• EPTNE[2]—Endpoint #2</li> <li>• EPTNE[1]—Endpoint #1</li> <li>• EPTNE[0]—Endpoint #0</li> </ul>

Table continues on the next page...


**USBHS\_ENDPTNAKEN field descriptions (continued)**

Field	Description
15–4 Reserved	Reserved  This read-only field is reserved and always has the value zero.
3–0 EPRNE	RX Endpoint NAK  Each bit is an enable bit for the corresponding RX Endpoint NAK bit. If this bit is set and the corresponding RX Endpoint NAK bit is set, the NAK Interrupt bit is set. <ul style="list-style-type: none"> <li>• EPRNE[3]—Endpoint #3</li> <li>• EPRNE[2]—Endpoint #2</li> <li>• EPRNE[1]—Endpoint #1</li> <li>• EPRNE[0]—Endpoint #0</li> </ul>

**53.3.29 Configure Flag Register (USBHS\_CONFIGFLAG)**

This EHCI register is not used in this implementation. A read from this register returns a constant of a 0x0000\_0001 to indicate that all port routings default to this host controller.

Address: USBHS\_CONFIGFLAG is 4003\_4000h base + 180h offset = 4003\_4180h



**USBHS\_CONFIGFLAG field descriptions**

Field	Description
31–1 Reserved	Reserved  This read-only field is reserved and always has the value zero. (0x0000_0001, all port routings default to this host)
0 Reserved	Reserved  This read-only field is reserved and always has the value one. (0x0000_0001, all port routings default to this host)

**53.3.30 Port Status and Control Registers (USBHS\_PORTSC1)**

The USB module contains a single PORTSC register. This register only resets when power is initially applied or in response to a controller reset. Initial conditions of a port are:

- No device connected
- Port disabled

If the port has port power control, this state remains until software applies power to the port by setting port power to one.

For the USBHS module in device mode, the USBHS controller does not support power control. Port control in device mode is used only for status port reset, suspend, and current connect status. It is also used to initiate test mode or force signaling, and allows software to place the PHY into low-power suspend mode and disable the PHY clock.

Address: USBHS\_PORTSC1 is 4003\_4000h base + 184h offset = 4003\_4184h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	PTS		0	0	PSPD		0	PFSC	PHCD	WKOC	WKDS	WKCN	PTC			
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PIC		PO	PP	LS		HSP	PR	SUSP	FPR	OCC	OCA	PEC	PE	CSC	CCS
W											w1c		w1c		w1c	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**USBHS\_PORTSC1 field descriptions**

Field	Description
31–30 PTS	Port Transceiver Select Controls which parallel transceiver interface is selected. 10 ULPI parallel interface All other values are reserved. This field is not defined in the EHCI specification.
29 Reserved	Reserved This read-only field is reserved and always has the value zero.
28 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be Cleared
27–26 PSPD	Port Speed This read-only register field indicates the speed the port operates. This bit is not defined in the EHCI specification.  00 Full speed 01 Low speed

Table continues on the next page...

## USBHS\_PORTSC1 field descriptions (continued)

Field	Description
	10 High speed 11 Undefined
25 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared
24 PFSC	Port force Full-Speed Connect Disables the chirp sequence that allows the port to identify itself as a HS port. useful for testing FS configurations with a HS host, hub, or device. Not defined in the EHCI specification. This bit is for debugging purposes. 0 Allow the port to identify itself as high speed 1 Force the port to only connect at full speed
23 PHCD	PHY low power suspend This bit is not defined in the EHCI specification. Host mode: The PHY can be placed into low-power suspend when downstream device is put into suspend mode or when no downstream device connects. Software completely controls low-power suspend. Device mode: For the USBHS module in device mode, the PHY can be put into low power suspend when the device is not running (USBCMD[RS] = 0) or suspend signaling is detected on the USB. The PHCD bit is cleared automatically when the resume signaling is detected or when forcing port resumes. Reading this bit indicates the status of the PHY.
22 WKOC	Wake on Over-Current enable Enables the port to be sensitive to over-current conditions as wake-up events. This field is 0 if the PP bit is cleared. In host mode, this bit can work with an external power control circuit.
21 WKDS	Wake on Disconnect enable Enables the port to be sensitive to device disconnects as wake-up events. This field is 0 if the PP bit is cleared or the module is in device mode. In host mode, this bit can work with an external power control circuit.
20 WKCEN	Wake on Connect enable Enables the port to be sensitive to device connects as wake-up events. This field is 0 if the PP bit is cleared or the module is in device mode. In host mode, this can work with an external power control circuit.
19–16 PTC	Port Test Control Any value other than 0 indicates the port operates in test mode. Refer to Chapter 7 of the USB Specification Revision 2.0 for details on each test mode. <b>NOTE:</b> The FORCE_ENABLE_FS and FORCE_ENABLE_LS settings are extensions to the test mode support in the EHCI specification. Writing the PTC field to any of the FORCE_ENABLE values forces the port into the connected and enabled state at the selected speed. Then clearing the PTC field allows the port state machines to progress normally from that point.

*Table continues on the next page...*

## USBHS\_PORTSC1 field descriptions (continued)

Field	Description
	0000 Not enabled 0001 J_STATE 0010 K_STATE 0011 SEQ_NAK 0100 Packet 0101 FORCE_ENABLE_HS 0110 FORCE_ENABLE_FS 0111 FORCE_ENABLE_LS Else Reserved
15–14 PIC	Port Indicator Control Not supported on this module.
13 PO	Port Owner Port owner handoff is not implemented in this device.
12 PP	Port Power Represents the current setting of the port power control switch (0 equals off, 1 equals on). When power is not available on a port (PP = 0), it is non-functional and does not report attaches, detaches, etc. When an over-current condition is detected on a powered port, the host controller driver from a 1 to a 0 (removing power from the port) transitions the PP bit in each affected port.
11–10 LS	Line Status Reflects current logical levels of the USB DP (bit 11) and DM (bit 10) signal lines. In host mode, the line status by the host controller driver is not necessary (unlike EHCI) because hardware manages the connection of FS and LS. In device mode, LS by the device controller is not necessary. 00 SE0 01 J-state 10 K-state 11 Undefined
9 HSP	High Speed Port. Indicates if the host/device connected is in high speed mode. <b>NOTE:</b> This bit is redundant with the PSPD bit field. 0 FS or LS 1 HS
8 PR	Port Reset This field is cleared if the PP bit is cleared. Host mode: When software sets this bit the bus-reset sequence as defined in the USB Specification Revision 2.0 starts. This bit automatically clears after the reset sequence completes. This behavior is different from EHCI where the host controller driver is required to clear this bit after the reset duration is timed in the driver. Device mode: This bit is a read-only status bit. Device reset from the USB bus is also indicated in the USBSTS register.

*Table continues on the next page...*

## USBHS\_PORTSC1 field descriptions (continued)

Field	Description												
	0 Port is not in reset 1 Port is in reset												
7 SUSP	<p>Suspend</p> <p>Host mode:</p> <p>The PE and SUSP bits define the port state as follows:</p> <table border="1"> <thead> <tr> <th>PE</th> <th>SUSP</th> <th>Port State</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>x</td> <td>Disable</td> </tr> <tr> <td>1</td> <td>0</td> <td>Enable</td> </tr> <tr> <td>1</td> <td>1</td> <td>Suspend</td> </tr> </tbody> </table> <p>When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction if a transaction was in progress when this bit was set. In the suspend state, the port is sensitive to resume detection. The bit status does not change until the port is suspended and there may be a delay in suspending a port if there is a transaction currently in progress on the USB.</p> <p>The module unconditionally clears this bit when software clears the FPR bit. The host controller ignores clearing this bit. If host software sets this bit when the port is not enabled (PE = 0), the results are undefined.</p> <p>This bit is cleared if the PP bit is cleared in host mode.</p> <p>Device mode:</p> <p>In device mode, this bit is a read-only status bit.</p> <p>0 Port not in suspend state            1 Port in suspend state</p>	PE	SUSP	Port State	0	x	Disable	1	0	Enable	1	1	Suspend
PE	SUSP	Port State											
0	x	Disable											
1	0	Enable											
1	1	Suspend											
6 FPR	<p>Force Port Resume</p> <p>This bit is not-EHCI compatible.</p> <p>Host mode:</p> <p>Software sets this bit to drive resume signaling. The controller sets this bit if a J-to-K transition is detected while the port is in suspend state (PE = SUSP = 1), which in turn sets the USBSTS[PCI] bit. This bit automatically clears after the resume sequence is complete. This behavior is different from EHCI where the host controller driver is required to clear this bit after the resume duration is timed in the driver.</p> <p>When the controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (full-speed K) is driven on the port as long as this bit remains set. This bit remains set until the port switches to the high-speed idle. Clearing this bit has no affect because the port controller times the resume operation to clear the bit the port control state switches to HS or FS idle.</p> <p>This bit is cleared if the PP bit is cleared in host mode.</p> <p>Device mode:</p> <p>If remote wakeup is enabled, after the device is in suspend for 5 ms or more, software can set this bit to drive resume signaling before clearing. The device controller sets this bit if a J-to-K transition is detected while port is in suspend state, which in turn sets the USBSTS[PCI] bit. The bit is cleared when the device returns to normal operation.</p>												

Table continues on the next page...

## USBHS\_PORTSC1 field descriptions (continued)

Field	Description
	<p>0 No resume (K-state) detected/driven on port</p> <p>1 Resume detected/driven on port</p>
5 OCC	<p>Over-Current Change</p> <p>Indicates a change to the OCA bit. Software clears this bit by writing a 1. For host mode, the user can provide over-current detection to the USBn_PWRFAULT signal for this condition. For device-only implementations, this bit must always be cleared.</p> <p>0 No over-current</p> <p>1 Over-current detect</p>
4 OCA	<p>Over-current active</p> <p>This bit automatically transitions from 1 to 0 when the over-current condition is removed. For host/OTG implementations, the user can provide over-current detection to the USBn_PWRFAULT signal for this condition. For device-only implementations, this bit must always be cleared.</p> <p>0 Port not in over-current condition</p> <p>1 Port currently in over-current condition</p>
3 PEC	<p>Port Enable/disable Change</p> <p>For the root hub, this bit gets set only when a port is disabled due to disconnect on the port or due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification).</p> <p>Software clears this by writing a 1 to it.</p> <p>In device mode, the device port is always enabled. (This bit is zero).</p> <p>This bit is cleared if the PP bit is cleared.</p> <p>0 No change</p> <p>1 Port disabled</p>
2 PE	<p>Port Enabled/disabled</p> <p>Host mode:</p> <p>Ports can only be enabled by the controller as a part of the reset and enable sequence. Software cannot enable a port by setting this bit. A fault condition (disconnect event or other fault condition) or host software can disable ports. The bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host and bus events.</p> <p>When the port is disabled, downstream propagation of data is blocked except for reset. This field is cleared if the PP bit is cleared in host mode.</p> <p>Device mode:</p> <p>The device port is always enabled. (This bit is set).</p>
1 CSC	<p>Connect Change Status</p> <p>Host mode:</p> <p>This bit indicates a change occurred in the port's current connect status. The controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition; hub hardware is setting an already-set bit (i.e., the bit remains set). Software clears this bit by writing a 1 to it. This field is cleared if the PP bit is cleared.</p> <p>Device mode:</p>

*Table continues on the next page...*

**USBHS\_PORTSC1 field descriptions (continued)**

Field	Description
	In device mode, this bit is undefined.  0 No change 1 Connect status has changed
0 CCS	Current Connect Status  Indicates that a device successfully attaches and operates in high speed or full speed as indicated by the PSPD bit. If clear, the device did not attach successfully or forcibly disconnects by the software clearing the USBCMD[RUN] bit. It does not state the device disconnected or suspended. This bit is cleared if the PP bit is cleared in host mode.  0 No device present (host mode) or attached (device mode) 1 Device is present (host mode) or attached (device mode)

**53.3.31 On-the-Go Status and Control Register (USBHS\_OTGSC)**

This register is not defined in the EHCI specification. The host controller implements one OTGSC register corresponding to port 0 of the host controller.

The OTGSC register has four sections:

OTG interrupt enables (read/write)

OTG interrupt status (read/write to clear)

OTG status inputs (read-only)

OTG controls (read/write)

The status inputs de-bounce using a 1 ms time constant. Values on the status inputs that do not persist for more than 1 ms do not cause an update of the status inputs or an OTG interrupt.

Address: USBHS\_OTGSC is 4003\_4000h base + 1A4h offset = 4003\_41A4h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								0	DPIS	MSS	BSEIS	BSVIS	ASVIS	AWVIS	IDIS
W		DPIE	MSE	BSEIE	BSVIE	ASVIE	AVVIE	IDIE		w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	DPS	MST	BSE	BSV	ASV	AVV	ID	HABA	0	IDPU	DP	OT	HAAR	VC	VD
W																
Reset	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0

**USBHS\_OTGSC field descriptions**

Field	Description
31 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
30 DPIE	Data Pulse Interrupt Enable 0 Disable 1 Enable
29 MSE	1 Milli-Second timer interrupt Enable 0 Disable 1 Enable
28 BSEIE	B Session End Interrupt Enable 0 Disable 1 Enable
27 BSVIE	B Session Valid Interrupt Enable 0 Disable 1 Enable
26 ASVIE	A Session Valid Interrupt Enable 0 Disable 1 Enable
25 AVVIE	A VBUS Valid Interrupt Enable 0 Disable 1 Enable

Table continues on the next page...

## USBHS\_OTGSC field descriptions (continued)

Field	Description
24 IDIE	USB ID Interrupt Enable  0 Disable 1 Enable
23 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
22 DPIS	Data Pulse interrupt Status  Indicates when data bus pulsing occurs on DP or DM. Data bus pulsing only detected when USBMODE[CM] equals 11 and PORTSC0[PP] is cleared. Software must write a 1 to clear this bit.
21 MSS	1 Milli-Second timer interrupt Status  This bit is set once every millisecond. Software must write a 1 to clear this bit.
20 BSEIS	B Session End Interrupt Status  Indicates when VBUS falls below the B session end threshold. Software must write a 1 to clear this bit.
19 BSVIS	B Session Valid Interrupt Status  Indicates when VBUS rises above or falls below the B session valid threshold (0.8 VDC). Software must write a 1 to clear this bit.
18 ASVIS	A Session Valid Interrupt Status  Indicates when VBUS rises above or falls below the A session valid threshold (0.8 VDC). Software must write a 1 to clear this bit.
17 AVVIS	A VBUS Valid Interrupt Status  Indicates when VBUS rises above or falls below the VBUS valid threshold (4.4 VDC) on an A device. Software must write a 1 to clear this bit.
16 IDIS	USB ID Interrupt Status  Indicates when a change on the ID input is detected. Software must write a 1 to clear this bit.
15 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
14 DPS	Data bus Pulsing Status  0 No pulsing on port 1 Pulsing detected on port
13 MST	1 Milli-Second timer Toggle  This bit toggles once per millisecond.
12 BSE	B Session End  0 VBus is above B session end threshold 1 VBus is below B session end threshold
11 BSV	B Session Valid

*Table continues on the next page...*


## USBHS\_OTGSC field descriptions (continued)

Field	Description
	0 VBus is below B session valid threshold 1 VBus is above B session valid threshold
10 ASV	A Session Valid 0 VBus is below A session valid threshold 1 VBus is above A session valid threshold
9 AVV	A VBus Valid 0 VBus is below A VBus valid threshold 1 VBus is above A VBus valid threshold
8 ID	USB ID 0 A device 1 B device
7 HABA	Hardware Assist B-Disconnect to A-connect 0 Disabled. 1 Enable automatic B-disconnect to A-connect sequence.
6 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
5 IDPU	ID Pull-Up Provides control over the ID pull-up resistor. 0 Disable pull-up. ID input not sampled. 1 Enable pull-up
4 DP	Data Pulsing 0 The pull-up on DP is not asserted 1 The pull-up on DP is asserted for data pulsing during SRP
3 OT	OTG Termination This bit must be set with the OTG module in device mode. 0 Disable pull-down on DM 1 Enable pull-down on DM
2 HAAR	Hardware Assist Auto-Reset 0 Disabled. 1 Enable automatic reset after connect on host port.
1 VC	VBUS Charge Setting this bit causes the VBUS line to charge. This is used for VBus pulsing during SRP.
0 VD	VBUS Discharge Setting this bit causes VBUS to discharge through a resistor.

### 53.3.32 USB Mode Register (USBHS\_USBMODE)

This register is not defined in the EHCI specification. It controls the operating mode of the module.

Address: USBHS\_USBMODE is 4003\_4000h base + 1A8h offset = 4003\_41A8h



#### USBHS\_USBMODE field descriptions

Field	Description
31–15 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
14–12 TXHSD	Tx to Tx HS Delay Controls the value of TX to TX HS Interpacket Delay by changing the internal delay count. The value of the global TX to TX interpacket delay depends on this internal counter and on the intrinsic PHY TX End Delay and TX Start Delay values. The TX to TX interpacket gap must be within the interval [88,192] bit times. $88 \leq \text{Controller internal delay} - \text{Tx End Delay} + \text{Tx Start Delay} \leq 192$ (HS bit times) Below are the values of the internal controller counter in terms of PHY clock cycles.  000 10 001 11 010 12 011 13 100 14 101 15 110 16 111 17
11–5 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
4 SDIS	Stream DISable Host mode: Setting this bit ensures that overruns/underruns of the latency FIFO are eliminated for low bandwidth systems where the RX and TX buffers are sufficient to contain the entire packet. Enabling stream disable also has the effect of ensuring the TX latency fills to capacity before the packet launches onto the USB.

Table continues on the next page...


## USBHS\_USBMODE field descriptions (continued)

Field	Description
	<p>Time duration to pre-fill the FIFO becomes significant when stream disable is active. See TXFILLTUNING to characterize the adjustments needed for the scheduler when using this feature.</p> <p>Also, in systems with high system bus utilization, setting this bit ensures no overruns or underruns during operation at the expense of link utilization. SDIS can be left clear and the rules under the description of the TXFILLTUNING register can limit underruns/overruns for those who desire optimal link performance.</p> <p>Device mode:</p> <p>Setting this bit disables double priming on RX and TX for low bandwidth systems. This mode ensures that when the RX and TX buffers are sufficient to contain an entire packet that the standard double buffering scheme is disabled to prevent overruns/underruns in bandwidth limited systems.</p> <p>In high-speed mode, all packets received are responded to with a NYET handshake when stream disable is active.</p> <p>0 Inactive 1 Active</p>
3 SLOM	<p>Setup Lock-Out Mode</p> <p>For the module in device mode, this bit controls behavior of the setup lock mechanism. See section "Control Endpoint Operation."</p>
2 ES	<p>Endian Select</p> <p>Controls the byte ordering of the transfer buffers to match the host microprocessor bus architecture. The bit fields in the register interface and the DMA data structures (including the setup buffer within the device QH) are unaffected by the value of this bit, because they are based upon 32-bit words.</p> <p>0 Little endian. First byte referenced in least significant byte of 32-bit word. 1 Big endian. First byte referenced in most significant byte of 32-bit word.</p>
1-0 CM	<p>Controller Mode</p> <p>This register can be written only once after reset. If necessary to switch modes, software must reset the controller by writing to the USBCMD[RST] bit before reprogramming this register.</p> <p><b>NOTE:</b> The USBHS module must be initialized to the desired operating mode after reset.</p> <p>00 Idle (default for the USBHS module) 01 Reserved 10 Device controller 11 Host controller</p>

### 53.3.33 Endpoint Setup Status Register (USBHS\_EPSETUPSR)

This register is not defined in the EHCI specification. This register contains the endpoint setup status and is used only in device mode.

Address: USBHS\_EPSETUPSR is 4003\_4000h base + 1ACh offset = 4003\_41ACh




#### USBHS\_EPSETUPSR field descriptions

Field	Description
31–4 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
3–0 EPSETUPSTAT	Setup Endpoint Status For every setup transaction received, a corresponding bit in this field is set. This register is used only in device mode. Software must clear or acknowledge the setup transfer by writing a 1 to a respective bit after it has read the setup data from the queue head. The response to a setup packet, as in the order of operations and total response time, is crucial to limit bus time outs while the setup lockout mechanism engages.

### 53.3.34 Endpoint Initialization Register (USBHS\_EPPRIME)

This register is not defined in the EHCI specification. This register is used to initialize endpoints and is used only in device mode.

Address: USBHS\_EPPRIME is 4003\_4000h base + 1B0h offset = 4003\_41B0h



## USBHS\_EPPRIME field descriptions

Field	Description
31–20 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
19–16 PETB	Prime Endpoint tTransmit Buffer  For each endpoint, a corresponding bit requests that a buffer be prepared for a transmit operation to respond to a USB IN/INTERRUPT transaction. Software must write a 1 to the corresponding bit when posting a new transfer descriptor to an endpoint. Hardware automatically uses this bit to begin parsing for a new transfer descriptor from the queue head and prepare a transmit buffer. Hardware clears this bit when associated endpoint(s) is (are) successfully primed.  <b>NOTE:</b> These bits are momentarily set by hardware during hardware re-priming operations when a dTD retires, and the dQH updates.
15–4 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
3–0 PERB	Prime Endpoint Receive Buffer  For each endpoint, a corresponding bit requests that a buffer be prepared for a receive operation to respond to a USB OUT transaction. Software must write a 1 to the corresponding bit when posting a new transfer descriptor to an endpoint. Hardware automatically uses this bit to begin parsing for a new transfer descriptor from the queue head and prepare a receive buffer. Hardware clears this bit when associated endpoint(s) is (are) successfully primed.  <b>NOTE:</b> These bits are momentarily set by hardware during hardware re-priming operations when a dTD retires, and the dQH updates.

## 53.3.35 Endpoint Flush Register (USBHS\_EPFLUSH)

This register is not defined in the EHCI specification. This register used only in device mode.

Address: USBHS\_EPFLUSH is 4003\_4000h base + 1B4h offset = 4003\_41B4h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0												FETB				0												FERB				
W	0												0				0												0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## USBHS\_EPFLUSH field descriptions

Field	Description
31–20 Reserved	Reserved  This read-only field is reserved and always has the value zero.

Table continues on the next page...



## USBHS\_EPISR field descriptions (continued)

Field	Description
15–4 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared
3–0 ERBR	Endpoint Receive Buffer Ready  One bit for each endpoint indicates status of the respective endpoint buffer. The hardware sets this bit in response to receiving a command from a corresponding bit in the EPPRIME register. A constant delay exists between setting a bit in the EPPRIME register and endpoint indicating ready. This delay time varies based upon the current USB traffic and the number of bits set in the EPPRIME register. USB reset, USB DMA system, or EPFLUSH register clears the buffer ready. ERBR[3] (bit 19) corresponds to endpoint 3.  <b>NOTE:</b> Hardware momentarily clears these bits during hardware endpoint re-priming operations when a dTD is retired, and the dQH is updated.

## 53.3.37 Endpoint Complete Register (USBHS\_EPCOMPLETE)

This register is not defined in the EHCI specification. This register is used only in device mode.

Address: USBHS\_EPCOMPLETE is 4003\_4000h base + 1BCh offset = 4003\_41BCh

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0												ETCE				0												ERCE			
W	0												w1c				0												w1c			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## USBHS\_EPCOMPLETE field descriptions

Field	Description
31–20 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
19–16 ETCE	Endpoint Transmit Complete Event  Each bit indicates a transmit event (IN/INTERRUPT) occurs and software must read the corresponding endpoint queue to determine the endpoint status. If the corresponding IOC bit is set in the transfer descriptor, this bit is set simultaneously with the USBINT. Writing a 1 clears the corresponding bit in this register. ETCE[3] (bit 19) corresponds to endpoint 3.
15–4 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
3–0 ERCE	Endpoint Receive Complete Event  Each bit indicates a received event (OUT/SETUP) occurs and software must read the corresponding endpoint queue to determine the transfer status. If the corresponding IOC bit is set in the transfer

Table continues on the next page...

**USBHS\_EPCOMPLETE field descriptions (continued)**

Field	Description
	descriptor, this bit is set simultaneously with the USBINT. Writing a 1 clears the corresponding bit in this register. ERCE[3] corresponds to endpoint 3.

**53.3.38 Endpoint Control Register 0 (USBHS\_EPCR0)**

This register is not defined in the EHCI specification. Every device implements endpoint 0 as a control endpoint.

Address: USBHS\_EPCR0 is 4003\_4000h base + 1C0h offset = 4003\_41C0h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								TXE	0			TXT		0	TXS
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								RXE	0			RXT		0	RXS
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

**USBHS\_EPCR0 field descriptions**

Field	Description
31–24 Reserved	This register is not defined in the EHCI specification. Every device implements endpoint 0 as a control endpoint.  This read-only field is reserved and always has the value zero. Must be cleared.
23 TXE	TX Endpoint Enable  Endpoint zero is always enabled.  1 Enable
22–20 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared
19–18 TXT	TX Endpoint Type  Endpoint zero is always a control endpoint.  00 Control
17 Reserved	Reserved

Table continues on the next page...


## USBHS\_EPCR0 field descriptions (continued)

Field	Description
	This read-only field is reserved and always has the value zero. Must be cleared
16 TXS	TX Endpoint Stall  Software can write a 1 to this bit to force the endpoint to return a STALL handshake to the host. It continues returning STALL until software clears the bit or it automatically clears upon receipt of a new SETUP request.  0 Endpoint OK 1 Endpoint stalled
15–8 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared
7 RXE	RX endpoint Enable  Endpoint zero is always enabled.  1 Enabled
6–4 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared
3–2 RXT	RX endpoint Type  Endpoint zero is always a control endpoint.  00 Control
1 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared
0 RXS	RX endpoint Stall  Software can write a 1 to this bit to force the endpoint to return a STALL handshake to the host. It continues returning STALL until software clears the bit or it automatically clears upon receipt of a new SETUP request.  0 Endpoint OK 1 Endpoint stalled

### 53.3.39 Endpoint Control Register n (USBHS\_EPCRn)

These registers are not defined in the EHCI specification. There is an EPCRn register for each endpoint in a device.

Addresses: USBHS\_EPCR1 is 4003\_4000h base + 1C4h offset = 4003\_41C4h  
 USBHS\_EPCR2 is 4003\_4000h base + 1C8h offset = 4003\_41C8h  
 USBHS\_EPCR3 is 4003\_4000h base + 1CCh offset = 4003\_41CCh



**USBHS\_EPCRn field descriptions**

Field	Description
31–24 Reserved	Reserved This read-only field is reserved and always has the value zero. Must be cleared.
23 TXE	TX endpoint Enable 0 Disabled 1 Enabled
22 TXR	TX data toggle Reset When a configuration event is received for this Endpoint, software must write a 1 to this bit to synchronize the data PID's between the host and device. This bit is self-clearing.
21 TXI	TX data toggle Inhibit This bit is used only for test and should always be written as 0. Writing a 1 to this bit causes this endpoint to ignore the data toggle sequence and always transmit DATA0 for a data packet. 0 PID sequencing enabled 1 PID sequencing disabled
20 Reserved	Reserved

Table continues on the next page...

USBHS\_EPCR<sub>n</sub> field descriptions (continued)

Field	Description
	This read-only field is reserved and always has the value zero. Must be cleared.
19–18 TXT	TX endpoint Type  <b>NOTE:</b> When only one endpoint (RX or TX, but not both) of an endpoint pair is used, the unused endpoint should be configured as a bulk type endpoint.  00 Control 01 Isochronous 10 Bulk 11 Interrupt
17 TXD	TX endpoint Data source  This bit should always be written as 0, which selects the dual port memory/DMA engine as the source.
16 TXS	TX endpoint Stall  This bit sets automatically upon receipt of a SETUP request if this endpoint is not configured as a control endpoint. It clears automatically upon receipt of a SETUP request if this endpoint is configured as a control endpoint.  Software can write a 1 to this bit to force the endpoint to return a STALL handshake to the host. It continues returning STALL until software clears this bit clears or automatically clears as above.  0 Endpoint OK 1 Endpoint stalled
15–8 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
7 RXE	RX endpoint Enable  0 Disabled 1 Enabled
6 RXR	RX data toggle Reset  When a configuration event is received for this endpoint, software must write a 1 to this bit to synchronize the data PIDs between the host and device. This bit is self-clearing.
5 RXI	RX data toggle Inhibit  This bit is only for testing and should always be written as 0. Writing a 1 to this bit causes this endpoint to ignore the data toggle sequence and always accept data packets regardless of their data PID.  0 PID sequencing enabled 1 PID sequencing disabled
4 Reserved	Reserved  This read-only field is reserved and always has the value zero. Must be cleared.
3–2 RXT	RX endpoint Type

*Table continues on the next page...*

**USBHS\_EPCRn field descriptions (continued)**

Field	Description
	<p><b>NOTE:</b> When only one endpoint (RX or TX, but not both) of an endpoint pair is used, the unused endpoint should be configured as a bulk type endpoint.</p> <p>00 Control                      01 Isochronous                      10 Bulk                      11 Interrupt</p>
1 RXD	<p>RX endpoint Data sink</p> <p>This bit should always be written as 0, which selects the dual port memory/DMA engine as the sink.</p>
0 RXS	<p>RX endpoint Stall</p> <p>This bit sets automatically upon receipt of a SETUP request if this endpoint is not configured as a control endpoint. It clears automatically upon receipt of a SETUP request if this endpoint is configured as a control endpoint.</p> <p>Software can write a 1 to this bit to force the endpoint to return a STALL handshake to the host. It continues returning STALL until software clears this bit or automatically clears as above.</p> <p>0 Endpoint OK                      1 Endpoint stalled</p>

**53.3.40 USB General Control Register (USBHS\_USBGENCTRL)**

This register is not defined in the EHCI specification.

Address: USBHS\_USBGENCTRL is 4003\_4000h base + 200h offset = 4003\_4200h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0															
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								WU_INT_CLR		Reserved			WU_ULPI_EN	WU_IE	
W	[Shaded]								WU_INT_CLR		Reserved			WU_ULPI_EN	WU_IE	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## USBHS\_USBGENCTRL field descriptions

Field	Description
31–6 Reserved	Reserved This read-only field is reserved and always has the value zero.
5 WU_INT_CLR	Wakeup Interrupt Clear 0 Default, no action. 1 Clear the wake-up interrupt.
4–2 Reserved	Reserved This field is reserved.
1 WU_ULPI_EN	Wakeup on ULPI Interrupt Event This bit is used to enable the wake up from the ULPI I/F. 0 Disabled 1 Enabled
0 WU_IE	Wakeup Interrupt Enable This bit is used to enable the low power wakeup interrupt. 0 Disabled 1 Enabled

## 53.4 Functional Description

This module can be broken down into functional sub-blocks as described below.

### 53.4.1 System Interface

The system interface block contains all the control and status registers to allow a core to interface to the module. These registers allow the processor to control the configuration and ascertain the capabilities of the module and, they control the module's operation.

### 53.4.2 DMA Engine

The USBHS module contains a local DMA engine. It is responsible for moving all of the data transferred over the USB between the module and system memory.

The DMA controllers must access control information and packet data from system memory. Control information is contained in link list based queue structures. The DMA controllers have state machines able to parse data structures defined in the EHCI

specification. In host mode, the data structures are EHCI compliant and represent queues of transfers performed by the host controller, including the split-transaction requests that allow an EHCI controller to direct packets to FS and LS speed devices. In device mode, data structures are similar to those in the EHCI specification and used to allow device responses to be queued for each of the active pipes in the device.

### **53.4.3 FIFO RAM Controller**

The FIFO RAM controller is used for context information and to control FIFOs between the protocol engine and the DMA controller. These FIFOs decouple the system processor/memory bus requests from the extremely tight timing required by USB.

The use of the FIFO buffers differs between host and device mode operation. In host mode, a single data channel is maintained in each direction through the buffer memory. In device mode, multiple FIFO channels are maintained for each of the active endpoints in the system.

In host mode, the USB OTG modules use 16-byte transmit buffers and 16-byte receive buffers. For the USB OTG module, device operation uses a single 16-byte receive buffer and a 16-byte transmit buffer for each endpoint.

## **53.5 Initialization/Application Information**

This section discusses host operation, device data structures, device operation, and servicing interrupts.

### **53.5.1 Host Operation**

Enhanced Host Controller Interface (EHCI) Specification defines the general operational model for a USB module in host mode. The EHCI specification describes the register-level interface for a host controller for USB Revision 2.0. It includes a description of the hardware/software interface between system software and host controller hardware. The next section has information about the initialization of the USB modules; however, full details of the EHCI specification are beyond the scope of this document.

## 53.5.2 Device Data Structures

This section defines the interface data structures used to communicate control, status, and data between device controller driver (DCD) software and the device controller. The interface consists of device queue heads and transfer descriptors.

### Note

Software must ensure that data structures do not span a 4K-page boundary.

The USB OTG uses an array of device endpoint queue heads to organize device transfers. As shown in the next figure, there are two endpoint queue heads in the array for each device endpoint—one for IN and one for OUT. The EPLISTADDR provides a pointer to the first entry in the array.




Figure 53-48. End Point Queue Head Organization

### 53.5.2.1 Endpoint Queue Head

All transfers are managed in the device endpoint queue head (dQH). The dQH is a 48-byte data structure, but must align on 64-byte boundaries. During priming of an endpoint, the dTD (device transfer descriptor) copies into the overlay area of the dQH, which starts at the nextTD pointer and continues through the end of the buffer pointers. After a transfer is complete, the dTD status updates in the dTD pointed to by the currentTD pointer. While a packet is in progress, the overlay area of the dQH acts as a staging area for the dTD so the device controller can access needed information with minimal latency.

The next figure shows the endpoint queue head structure.

**Table 53-54. Endpoint Queue Head Layout**

3	3	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0	offset				
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0														
Mult		Z	L	T	0	0	Maximum Packet Length										I	O	S	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00
Current dTD Pointer																							0	0	0	0	0	0x04							
Next dTD Pointer																							0	0	0	0	T	0x08 <sup>1</sup>							
0	0	Total Bytes										I	O	C	0	0	0	Mult	O	0	0	Status					0x0C <sup>1</sup>								
Buffer Pointer (Page 0)													Current Offset					0x10 <sup>1</sup>																	
Buffer Pointer (Page 1)													Reserved					0x14 <sup>1</sup>																	
Buffer Pointer (Page 2)													Reserved					0x18 <sup>1</sup>																	
Buffer Pointer (Page 3)													Reserved					0x1C <sup>1</sup>																	
Buffer Pointer (Page 4)													Reserved					0x20 <sup>1</sup>																	
Reserved																											0x24								
Setup Buffer Bytes 3–0																											0x28								
Setup Buffer Bytes 7–4																											0x2C								

Device controller read/write; all others read-only.

1. Offsets 0x08 through 0x20 contain the transfer overlay.

### 53.5.2.1.1 Endpoint Capabilities/Characteristics (Offset = 0x0)

This entry specifies static information about the endpoint. In other words, this information does not change over the lifetime of the endpoint. DCD software must not attempt to modify this information while the corresponding endpoint is enabled.

**Table 53-55. Endpoint Capabilities/Characteristics**

Field	Description
31–30	Mult. This field indicates the number of packets executed per transaction description as given by:
Mult	00 Execute N Transactions as demonstrated by the USB variable length packet protocol where N computes using the Maximum Packet Length (dQH) and the Total Bytes field (dTD) 01 Execute 1 Transaction. 10 Execute 2 Transactions. 11 Execute 3 Transactions. <b>Note:</b> Non-ISO endpoints must set Mult equal to 00. ISO endpoints must set Mult equal to 01, 10, or 11 as needed.

Table continues on the next page...

**Table 53-55. Endpoint Capabilities/Characteristics (continued)**

Field	Description
29 ZLT	<p>Zero length termination select. This bit is ignored in isochronous transfers.</p> <p>Clearing this bit enables the hardware to automatically append a zero length packet when the following conditions are true:</p> <ul style="list-style-type: none"> <li>• The packet transmitted equals maximum packet length</li> <li>• The dTD has exhausted the field Total Bytes</li> </ul> <p>After this the dTD retires. When the device is receiving, if the last packet length received equals the maximum packet length and the total bytes is zero, it waits for a zero length packet from the host to retire the current dTD.</p> <p>Setting this bit disables the zero length packet. When the device is transmitting, the hardware does not append any zero length packet. When receiving, it does not require a zero length packet to retire a dTD whose last packet was equal to the maximum packet length packet. The dTD is retired as soon as Total Bytes field goes to zero, or a short packet is received.</p> <p>0    Enable zero length packet (default).</p> <p>1    Disable the zero length packet.</p> <p><b>Note:</b> Each transfer is defined by one dTD, so the zero length termination is for each dTD. In some software application cases, the logic transfer does not fit into only one dTD, so it does not make sense to add a zero length termination packet each time a dTD is consumed. On those cases we recommend to disable the ZLT feature, and use software to generate the zero length termination.</p>
28–27	Reserved. Reserved for future use and must be cleared.
26–16 Maximum Packet Length	Maximum packet length. This directly corresponds to the maximum packet size of the associated endpoint (wMaxPacketSize). The maximum value this field may contain is 0x400 (1024).
15 IOS	Interrupt on setup (IOS). This bit used on control type endpoints indicates if USBSTS[UI] is set in response to a setup being received.
14–0	Reserved. Reserved for future use and must be cleared.

### 53.5.2.1.2 Current dTD Pointer (Offset = 0x4)

The device controller uses the current dTD pointer to locate transfer in progress. This word is for USB OTG (hardware) use only and should not be modified by DCD software.

**Table 53-56. Current dTD Pointer**

Field	Description
31–5 Current dtd	Current dtd. This field is a pointer to the dTD represented in the transfer overlay area. This field is modified by the device controller to next dTD pointer during endpoint priming or queue advance.
4–0	Reserved. Reserved for future use and must be cleared.

### 53.5.2.1.3 Transfer Overlay (Offset = 0x8–0x20)

The seven entries in the overlay area represent a transaction working space for the device controller. The general operational model is that the device controller can detect whether the overlay area contains a description of an active transfer. If it does not contain an active transfer, it does not read the associated endpoint.

After an endpoint is readied, the dTD is copied into this queue head overlay area by the device controller. Until a transfer expires, software must not write the queue head overlay area or the associated transfer descriptor. When the transfer is complete, the device controller writes the results back to the original transfer descriptor and advance the queue.

### 53.5.2.1.4 Setup Buffer (Offset = 0x28–0x2C)

The set-up buffer is dedicated storage for the 8-byte data that follows a set-up PID. Refer to [Control Endpoint Operation](#) for information on the procedure for reading the setup buffer

#### Note

Each endpoint has a TX and an RX dQH associated with it, and only the RX queue head receives setup data packets.

**Table 53-57. Multiple Mode Control**

Offset	Field	Description
0x28	31–0 Setup Buffer 0	Setup Buffer 0. This buffer contains bytes 3 to 0 of an incoming setup buffer packet and is written by the device controller software reads.
0x2C	31–0 Setup Buffer 1	Setup Buffer 1. This buffer contains bytes 7 to 4 of an incoming setup buffer packet and is written by the device controller software reads.

### 53.5.2.2 Endpoint Transfer Descriptor (dTD)

The dTD describes to the device controller the location and quantity of data sent/received for a given transfer. The DCD software should not attempt to modify any field in an active dTD except the next dTD pointer.

**Table 53-58. Endpoint Transfer Descriptor (dTD)**

3	3	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0	of fs et
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0									

Table continues on the next page...

**Table 53-58. Endpoint Transfer Descriptor (dTD) (continued)**

Next dTD Pointer													0	0	0	0	T	0
0	Total Bytes					io	0	0	0	Mult	0	0	Status				0	
	Buffer Pointer (Page 0)											Current Offset				0		
	Buffer Pointer (Page 1)					0	Frame Number									0		
	Buffer Pointer (Page 2)					0	0	0	0	0	0	0	0	0	0	0	0	
	Buffer Pointer (Page 3)					0	0	0	0	0	0	0	0	0	0	0	0	
	Buffer Pointer (Page 4)					0	0	0	0	0	0	0	0	0	0	0	0	
													Device controller read/write; all others read-only.					

### 53.5.2.2.1 Next dTD Pointer (Offset = 0x0)

The next dTD pointer is used to point the device controller to the next dTD in the linked list.

**Table 53-59. Next dTD Pointer**

Field	Description
31–5 Next dTD pointer	Next dTD pointer. This field contains the physical memory address of the next dTD to be processed. The field corresponds to memory address signals [31:5], respectively.
4–1	Reserved. Reserved for future use and must be cleared.
0	Terminate. This bit indicates to the device controller no more valid entries exist in the queue.
T	0=Pointer is valid (points to a valid transfer element descriptor). 1=pointer is invalid.

### 53.5.2.2.2 dTD Token (Offset = 0x4)

The dTD token is used to specify attributes for the transfer including the number of bytes to read or write and the status of the transaction.

**Table 53-60. dTD Token**

Field	Description
31	Reserved. Reserved for future use and must be cleared.
30–16 Total Bytes	<p>Total bytes. This field specifies the total number of bytes moved with this transfer descriptor. This field decrements by the number of bytes actually moved during the transaction and only on the successful completion of the transaction.</p> <p>The maximum value software may store in the field is 5*4K(0x5000). This is the maximum number of bytes 5 page pointers can access. Although possible to create a transfer up to 20K, this assumes the first offset into the first page is 0. When the offset cannot be predetermined, crossing past the fifth page can be guaranteed by limiting the total bytes to 16K**. Therefore, the maximum recommended transfer is 16K (0x4000).</p> <p><b>Note:</b> Larger transfer sizes can be supported, but require disabling ZLT and using multiple dTDs.</p> <p>If the value of the field is 0 when the host controller fetches this transfer descriptor (and the active bit is set), the device controller executes a zero-length transaction and retires the transfer descriptor.</p> <p>For IN transfers it is not a requirement for total bytes to transfer be an even multiple of the maximum packet length. If software builds such a transfer descriptor for an IN transfer, the last transaction is always less than maximum packet length.</p> <p>For OUT transfers the total bytes must be evenly divisible by the maximum packet length.</p>
15 IOC	Interrupt on complete. Indicates if USBSTS[UI] is set in response to device controller finished with this dTD.
14–12	Reserved. Reserved for future use and must be cleared.
11–10 MultO	<p>Multiplier Override. This field can possibly transmit-ISOs (ISO-IN) to override the multiplier in the QH. This field must be 0 for all packet types not transmit-ISO.</p> <p>For example, if QH.MULT equals 3; Maximum packet size equals 8; Total Bytes equals 15; MultiO equals 0 [default], then three packets are sent: {Data2(8); Data1(7); Data0(0)}.</p> <p>If QH.MULT equals 3; Maximum packet size equals 8; Total Bytes equals 15; MultO equals 2, then two packets are sent: {Data1(8); Data0(7)}</p> <p>For maximal efficiency, software must compute MultO equals greatest integer of (Total Bytes / Max. Packet Size) except for the case when Total Bytes equals 0; then MultO must be 1.</p> <p><b>Note:</b> Non-ISO and Non-TX endpoints must set MultO equals 00.</p>
9–8	Reserved. Reserved for future use and must be cleared.

*Table continues on the next page...*

**Table 53-60. dTD Token (continued)**

Field	Description														
7–0 Status	Status. Device controller communicates individual command execution states back to the DCD software. This field contains the status of the last transaction performed on this dTD. The bit encodings are:														
	<table border="1"> <thead> <tr> <th>Bit</th> <th>Status Field Description</th> </tr> </thead> <tbody> <tr> <td>7</td> <td>Active. Set by software to enable the execution of transactions by the device controller.</td> </tr> <tr> <td>6</td> <td>Halted. Set by the device controller during status updates to indicate a serious error has occurred at the device/endpoint addressed by this dTD. Any time a transaction results in the halted bit being set, the active bit is also cleared.</td> </tr> <tr> <td>5</td> <td>Data Buffer Error. Set by the device controller during status update to indicate the device controller is unable to maintain the reception of incoming data (overflow) or is unable to supply data fast enough during transmission (under run).</td> </tr> <tr> <td>4</td> <td>Reserved.</td> </tr> <tr> <td>3</td> <td>Transaction Error. Set by the device controller during status update in case the device did not receive a valid response from the host (time-out, CRC, bad PID).</td> </tr> <tr> <td>2–0</td> <td>Reserved.</td> </tr> </tbody> </table>	Bit	Status Field Description	7	Active. Set by software to enable the execution of transactions by the device controller.	6	Halted. Set by the device controller during status updates to indicate a serious error has occurred at the device/endpoint addressed by this dTD. Any time a transaction results in the halted bit being set, the active bit is also cleared.	5	Data Buffer Error. Set by the device controller during status update to indicate the device controller is unable to maintain the reception of incoming data (overflow) or is unable to supply data fast enough during transmission (under run).	4	Reserved.	3	Transaction Error. Set by the device controller during status update in case the device did not receive a valid response from the host (time-out, CRC, bad PID).	2–0	Reserved.
Bit	Status Field Description														
7	Active. Set by software to enable the execution of transactions by the device controller.														
6	Halted. Set by the device controller during status updates to indicate a serious error has occurred at the device/endpoint addressed by this dTD. Any time a transaction results in the halted bit being set, the active bit is also cleared.														
5	Data Buffer Error. Set by the device controller during status update to indicate the device controller is unable to maintain the reception of incoming data (overflow) or is unable to supply data fast enough during transmission (under run).														
4	Reserved.														
3	Transaction Error. Set by the device controller during status update in case the device did not receive a valid response from the host (time-out, CRC, bad PID).														
2–0	Reserved.														

### 53.5.2.2.3 dTD Buffer Page Pointer List (Offset = 0x8–0x18)

The buffer page pointer list of a device element transfer descriptor is an array of physical memory address pointers. These pointers reference the individual pages of a data buffer.

**Table 53-61. Buffer Page Pointer List**


Field	Description
31–12 Buffer Pointer	Buffer Pointer. Selects the page offset in memory for the packet buffer. Non virtual memory systems typically set the buffer pointers to a series of incrementing integers.
0;11–0 Current Offset	Current Offset. Offset into the 4kB buffer where the packet begins.
1;10–0 Frame Number	Frame Number. Written by the device controller to indicate the frame number a packet finishes in. Typically correlates relative completion times of packets on an ISO endpoint.

## 53.5.3 Device Operation

The device controller performs data transfers using a set of linked list transfer descriptors pointed to by a queue head. The next sections explain the use of the device controller from the device controller driver (DCD) point-of-view and further describe how specific USB bus events relate to status changes in the device controller programmer's interface.

### 53.5.3.1 Port State and Control

From a chip or system reset, the USB OTG module enters the powered state. A transition from the powered state to the attach state occurs when the USBCMD[RS] bit is set. After receiving a reset on the bus, the port enters the defaultFS or defaultHS state in accordance with the protocol reset described in Appendix C.2 of the *Universal Serial Bus Specification, Revision 2.0*. The next figure depicts the state of a USB 2.0 device.



**Figure 53-49. USB 2.0 Device States**

States powered, attach, defaultFS/HS, suspendFS/HS are implemented in the USB OTG, and they are communicated to the DCD using these status bits:

**Table 53-62. Device Controller State Information Bits**

Bit	Register
DC Suspend (SLI)	USBSTS
USB Reset Received (URI)	USBSTS
Port Change Detect (PCI)	USBSTS
High-Speed Port (PSPD)	PORTSCn

DCD software must maintain a state variable to differentiate between the defaultFS/HS state and the address/configured states. Change of state from default to the address and configured states is part of the enumeration process described in the device framework section of the USB 2.0 specification.

As a result of entering the address state, the DCD must program the device address register (DEVICEADDR).

Entry into the configured state indicates that all endpoints to be used in the operation of the device have been properly initialized by programming the EPCR<sub>n</sub> registers and initializing the associated queue heads.

### 53.5.3.1.1 Bus Reset

The host uses a bus reset to initialize downstream devices. When a bus reset is detected, USB OTG controller renegotiates its attachment speed, resets the device address to 0, and notifies the DCD by interrupt (assuming the USB reset interrupt enable is set). After a reset is received, all endpoints (except endpoint 0) are disabled and the device controller cancels any primed transactions. The concept of priming is clarified below, but when a reset is received, the DCD must perform:

1. Clear all setup token semaphores by reading the EPSETUPSR register and writing the same value back to the EPSETUPSR register.
2. Clear all the endpoint complete status bits by reading the EPCOMPLETE register and writing the same value back to the EPCOMPLETE register.
3. Cancel all primed status by waiting until all bits in the EPPRIME are 0 and then writing 0x000F\_000F to EPFLUSH.
4. Read the reset bit in the PORTSC<sub>n</sub> register and make sure it remains active. A USB reset occurs for a minimum of 3 ms and the DCD must reach this point in the reset clean-up before end of the reset occurs, otherwise a hardware reset of the device controller is recommended (rare).

- a. Setting USBCMD[RST] bit can perform a hardware reset.

### Note

A hardware reset causes the device to detach from the bus by clearing the USBCMD[RS] bit. Therefore, the DCD must completely re-initialize the USB OTG after a hardware reset.

5. Free all allocated dTDs because the device controller no longer executes them. If this is the first time the DCD processes a USB reset event, it is likely no dTDs have been allocated.
6. At this time, the DCD may release control back to the OS because no further changes to the device controller are permitted until a port change detect is indicated.
7. After a port change detect, the device has reached the default state and the DCD can read the PORTSC<sub>n</sub> register to determine if the device operates in FS or HS mode. At this time, the device controller has reached normal operating mode and DCD can begin enumeration according to the chapter 9 Device Framework of the USB specification.

### 53.5.3.1.2 Suspend/Resume

To conserve power, USB OTG module automatically enters the suspended state when no bus traffic is observed for a specified period. When suspended, the module maintains any internal status, including its address and configuration. Attached devices must be prepared to suspend any time they are powered, regardless if they are assigned a non-default address, are configured, or neither. Bus activity may cease due to the host entering a suspend mode of its own. In addition, a USB device shall also enter the suspended state when the hub port it is attached to is disabled.

The USB OTG module exits suspend mode when there is bus activity. It may also request the host to exit suspend mode or selective suspend by using electrical signaling to indicate remote wake-up. The ability of a device to signal remote wake-up is optional. The USB OTG is capable of remote wake-up signaling. When the USB OTG is reset, remote wake-up signaling must be disabled.

### 53.5.3.1.2.1 Suspend Operational Model

The USB OTG moves into the suspend state when suspend signaling is detected or activity is missing on the upstream port for more than a specific period. After the device controller enters the suspend state, an interrupt notifies the DCD (assuming device controller suspend interrupt is enabled, USBINTR[SLE] is set). When the PORTSCn[SUSP] is set, the device controller is suspended.

DCD response when the device controller is suspended is application specific and may involve switching to low power operation. Find information on the bus power limits in suspend state in USB 2.0 specification.

### 53.5.3.1.2.2 Resume

If the USB OTG is suspended, its operation resumes when any non-idle signaling is received on its upstream facing port. In addition, the USB OTG can signal the system to resume operation by forcing resume signaling to the upstream port. Setting the PORTSCn[FPR] bit while the device is in suspend state sends resume signaling upstream. Sending resume signal to an upstream port should cause the host to issue resume signaling and bring the suspended bus segment (one more devices) back to the active condition.

#### Note

Before use of resume signaling, the host must enable it by using the set feature command defined in chapter 9 Device Framework of the USB 2.0 specification.

## 53.5.3.2 Managing Endpoints

The USB 2.0 specification defines an endpoint (also called a device endpoint or an address endpoint) as a uniquely addressable portion of a USB device that can source or sink data in a communications channel between the host and the device. Combination of the endpoint number and the endpoint direction specifies endpoint address.

The channel between the host and an endpoint at a specific device represents a data pipe. Endpoint 0 for a device is always a control type data channel used for device discovery and enumeration. Other types of endpoints are supported by USB include bulk, interrupt, and isochronous. Each endpoint type has specific behavior related to packet response and error managing. Find more detail on endpoint operation in the USB 2.0 specification.

The USB OTG supports up to four endpoint specified numbers. The DCD can enable, disable, and configure each endpoint.

Each endpoint direction is essentially independent and can have differing behavior in each direction. For example, the DCD can configure endpoint 1-IN to be a bulk endpoint and endpoint 1-OUT to be an isochronous endpoint. This helps to conserve the total number of endpoints required for device operation. The only exception is that control endpoints must use both directions on a single endpoint number to function as a control endpoint. Endpoint 0, for example, is always a control endpoint and uses both directions.

Each endpoint direction requires a queue head allocated in memory. If the maximum is four endpoint numbers (one for each endpoint direction used by the device controller), eight queue heads are required. The operation of an endpoint and use of queue heads are described later in this document.

### 53.5.3.2.1 Endpoint Initialization

After hardware reset, all endpoints except endpoint 0 are uninitialized and disabled. The DCD must configure and enable each endpoint by writing to the appropriate  $EPCR_n$  register. Each  $EPCR_n$  is split into an upper and lower half. The lower half of  $EPCR_n$  configures the receive or OUT endpoint, and the upper half configures the corresponding transmit or IN endpoint. Control endpoints must be configured the same in the upper and lower half of the  $EPCR_n$  register; otherwise, behavior is undefined. The next table shows how to construct a configuration word for endpoint initialization.

**Table 53-63. Device Controller Endpoint Initialization**

Field	Value
Data Toggle Reset (TXR, RXR)	1 Synchronize the data PIDs
Data Toggle Inhibit (TXI, RXI)	0 PID sequencing disabled
Endpoint Type (TXT, RXT)	00 Control 01 Isochronous 10 Bulk 11 Interrupt
Endpoint Stall (TXS, RXS)	0 Not stalled

### 53.5.3.2.2 Stalling

There USB OTG has two occasions it may need to return to the host a STALL:

- The first is the functional stall, a condition set by the DCD as described in the USB 2.0 Device Framework chapter. A functional stall is used only on non-control endpoints and can be enabled in the device controller by setting the endpoint stall bit in the  $EPCR_n$  register associated with the given endpoint and the given direction. In

a functional stall condition, the device controller continues to return STALL responses to all transactions occurring on the respective endpoint and direction until the endpoint stall bit is cleared by the DCD.

- A protocol stall, unlike a function stall, is used on control endpoints and automatically cleared by the device controller at the start of a new control transaction (setup phase). When enabling a protocol stall, DCD must enable the stall bits as a pair (TXS and RXS bits). A single write to the EPCR<sub>n</sub> register can ensure both stall bits are set at the same instant.

### Note

Any write to the EPCR<sub>n</sub> register during operational mode must preserve the endpoint type field (perform a read-modify-write).

**Table 53-64. Device Controller Stall Response Matrix**

USB Packet	Endpoint Stall Bit	Effect on Stall bit	USB Response
SETUP packet received by a non-control endpoint.	N/A	None	STALL
IN/OUT/PING packet received by a non-control endpoint.	1	None	STALL
IN/OUT/PING packet received by a non-control endpoint.	0	None	ACK/NAK/NYET
SETUP packet received by a control endpoint.	N/A	Cleared	ACK
IN/OUT/PING packet received by a control endpoint	1	None	STALL
IN/OUT/PING packet received by a control endpoint.	0	None	ACK/NAK/NYET

### 53.5.3.2.3 Data Toggle

Data toggle maintains data coherency between host and device for any given data pipe. For more information on data toggle, refer to the USB 2.0 specification.

#### 53.5.3.2.3.1 Data Toggle Reset

The DCD may reset the data toggle state bit and cause the data toggle sequence to reset in the device controller by setting the data toggle reset bit in the EPCR<sub>n</sub> register. This should only happen when configuring/initializing an endpoint or returning from a STALL condition.

#### 53.5.3.2.3.2 Data Toggle Inhibit

This feature is for test purposes only and must never be used during normal device controller operation.

Setting the data toggle inhibit bit causes the USB OTG module to ignore the data toggle pattern normally sent and accepts all incoming data packets regardless of the data toggle state.

In normal operation, the USB OTG checks the DATA0/DATA1 bit against the data toggle to determine if the packet is valid. If the data PID does not match the data toggle state bit maintained by the device controller for that endpoint, the data toggle is considered not valid. If the data toggle is not valid, the device controller assumes the packet was already received and discards the packet (not reporting it to the DCD). To prevent the USB OTG from re-sending the same packet, the device controller responds to the error packet by acknowledging it with an ACK or NYET response.

### **53.5.3.3 Packet Transfers**

The host initiates all transactions on the USB bus and in turn, the device must respond to any request from the host within the turnaround time stated in the USB 2.0 specification.

A USB host sends requests to the USB OTG in an order that can not be precisely predicted as a single pipeline, so it is not possible to prepare a single packet for the device controller to execute. However, the order of packet requests is predictable when the endpoint number and direction is considered. For example, if endpoint 3 (transmit direction) is configured as a bulk pipe, expect the host to send IN requests to that endpoint. This USB OTG module prepares packets for each endpoint/direction in anticipation of the host request. The process of preparing the device controller to send or receive data in response to host initiated transaction on the bus is referred to as priming the endpoint. This term appears throughout the documentation to describe the USB OTG operation so the DCD is built properly. Further, the term flushing describes the action of clearing a packet queued for execution.

#### **53.5.3.3.1 Priming Transmit Endpoints**

Priming a transmit endpoint causes the device controller to fetch the device transfer descriptor (dTDD) for the transaction pointed to by the device queue head (dQH). After the dTDD is fetched, it is stored in the dQH until the device controller completes the transfer described by the dTDD. Storing the dTDD in the dQH allows the device controller to fetch the operating context needed to manage a request from the host without the need to follow the linked list, starting at the dQH when the host request is received.

After the device has loaded the dTDD, the leading data in the packet is stored in a FIFO in the device controller. This FIFO splits into virtual channels so the leading data can be stored for any endpoint up to the maximum number of endpoints configured at device synthesis time.

After a priming request is complete, an endpoint state of primed is indicated in the EPSR register. For a primed transmit endpoint, the device controller can respond to an IN request from the host and meet the stringent bus turnaround time of high-speed USB.

### 53.5.3.3.2 Priming Receive Endpoints

Priming receives endpoints identical to priming of transmit endpoints from the point of view of the DCD. The major difference in the operational model at the device controller is no data movement of the leading packet data because the data is to be received from the host.

As part of the architecture, the FIFO for the receive endpoints is not partitioned into multiple channels like the transmit FIFO. Thus, the size of the RX FIFO does not scale with the number of endpoints.

### 53.5.3.3.3 Interrupt/Bulk Endpoint Operation

The behaviors of the device controller for interrupt and bulk endpoints are identical. All valid IN and OUT transactions to bulk pipes handshake with a NAK unless the endpoint is primed. After the endpoint is primed, data delivery commences.

A dTD is retired by the device controller when the packets described in the transfer descriptor are completed. Each dTD describes N packets to transfer according to the USB variable length transfer protocol. The formula below and the next table describe how the device controller computes the number and length of the packets sent/received by the USB vary according to the total number of bytes and maximum packet length. See [Endpoint Capabilities/Characteristics \(Offset = 0x0\)](#) for details on the ZLT bit.

With zero-length termination (ZLT) cleared:

$$N = \text{INT}(\text{number of bytes}/\text{max. packet length}) + 1$$

With zero-length termination (ZLT) set:

$$N = \text{MAXINT}(\text{number of bytes}/\text{max. packet length})$$

**Table 53-65. Variable Length Transfer Protocol Example (ZLT=0)**

Bytes (dTD)	Max. Packet Length (dQH)	N	P1	P2	P3
511	256	2	256	255	—
512	256	3	256	256	0
512	512	2	512	0	—

**Table 53-66. Variable Length Transfer Protocol Example (ZLT=1)**

Bytes (dTD)	Max. Packet Length (dQH)	N	P1	P2	P3
511	256	2	256	255	—
512	256	2	256	256	—
512	512	1	512	—	—

**Note**

The MULT field in the dQH must be set to 00 for bulk, interrupt, and control endpoints.

TX-dTD is complete when:

- All packets described in the dTD successfully transmit. Total bytes in dTD equal 0 when this occurs.

RX-dTD is complete when:

- All packets described in the dTD are successfully received. Total bytes in dTD equal 0 when this occurs.
- A short packet (number of bytes < maximum packet length) was received.

This is a successful transfer completion; DCD must check the total bytes field in the dTD to determine the number of bytes remaining. From the total bytes remaining in the dTD, the DCD can compute the actual bytes received.

- A long packet was received (number of bytes > maximum packet size) or (total bytes received > total bytes specified).

This is an error condition. The device controller discards the remaining packet and set the buffer error bit in the dTD. In addition, the endpoint flushes and the USBERR interrupt becomes active.

**Note**

Disabling zero-length packet termination allows transfers larger than the total bytes field spanning across two or more dTDs.

Upon successful completion of the packet(s) described by the dTD, the active bit in the dTD is cleared and the next pointer is followed when the terminate bit is clear. When the terminate bit is set, USB OTG flushes the endpoint/direction and ceases operations for that endpoint/direction.

Upon unsuccessful completion of a packet (see long packet above), the dQH is left pointing to the dTD in error. To recover from this error condition, DCD must properly re-initialize the dQH by clearing the active bit and update the nextTD pointer before attempting to re-prime the endpoint.

### Note

All packet level errors, such as a missing handshake or CRC error, are retried automatically by the device controller. There is no required interaction with the DCD for managing such errors.

**Table 53-67. Interrupt/Bulk Endpoint Bus Response Matrix**

Token Type	Stall	Not Primed	Primed	Underflow	Overflow
Setup	Ignore	Ignore	Ignore	N/A	N/A
In	STALL	NAK	Transmit	BS Error <sup>1</sup>	N/A
Out	STALL	NAK	Receive + NYET/ACK <sup>2</sup>	N/A	NAK
Ping	STALL	NAK	ACK	N/A	N/A
Invalid	Ignore	Ignore	Ignore	Ignore	Ignore

1. Force bit stuff error

2. NYET/ACK — NYET unless the transfer descriptor has packets remaining according to the USB variable length protocol then ACK.

## 53.5.3.3.4 Control Endpoint Operation

### 53.5.3.3.4.1 Setup Phase

All requests to a control endpoint begin with a setup phase followed by an optional data phase and a required status phase.

Setup packet managing:

- Disable setup lockout by setting the setup lockout mode bit (USBMODE[SLOM]), once at initialization. Setup lockout is not necessary when using the tripwire as described below.

### Note

Leaving the setup lockout mode cleared results in a potential compliance issue.

- After receiving an interrupt and inspecting EPSETUPSR to determine a setup packet was received on a particular pipe:

1. Write 1 to clear corresponding bit in EPSETUPSR.
2. Set the setup tripwire bit (USBCMD[SUTW]).
3. Duplicate contents of dQH.SetupBuffer into local software byte array.
4. Read the USBCMD[SUTW] bit. If set, continue; if cleared, goto 2)
5. Clear the USBCMD[SUTW] bit.
6. Poll until the EPSETUPSR bit clears.
7. Process setup packet using the local software byte array copy and execute status/handshake phases.

### Note

After receiving a new setup packet, status and/or handshake phases may remain pending from a previous control sequence. These should be flushed and de-allocated before linking a new status and/or handshake dTD for the most recent setup packet.

#### 53.5.3.3.4.2 Data Phase

Following the setup phase, the DCD must create a device transfer descriptor for the data phase and prime the transfer.

After priming the packet, the DCD must verify a new setup packet is not received by reading the EPSETUPSR register immediately verifying that the prime had completed. A prime completes when the associated bit in the EPPRIME register is cleared and the associated bit in the EPSR register is set. If the EPPRIME bit goes to 0 and the EPSR bit is not set, the prime fails. This can only happen because of improper setup of the dQH, dTD, or a setup arriving during the prime operation. If a new setup packet is indicated after the EPPRIME bit is cleared, then the transfer descriptor can be freed and the DCD must re-interpret the setup packet.

Should a setup arrive after the data stage is primed, the device controller automatically clears the prime status (EPSR) to enforce data coherency with the setup packet.

### Note

Error managing of data phase packets is the same as bulk packets described previously.

### 53.5.3.3.4.3 Status Phase

Similar to the data phase, the DCD must create a transfer descriptor (with byte length equal zero) and prime the endpoint for the status phase. The DCD must also perform the same checks of the EPSETUPSR as described above in the data phase.

#### Note

Error managing of status phase packets is the same as bulk packets described previously.

### 53.5.3.3.4.4 Control Endpoint Bus Response Matrix

The next table shows the device controller response to packets on a control endpoint according to the device controller state.

**Table 53-68. Control Endpoint Bus Response Matrix**

Token Type	Endpoint State					Setup Lockout
	Stall	Not Primed	Primed	Underflow	Overflow	
Setup	ACK	ACK	ACK	N/A	SYSEERR <sup>1</sup>	
In	STALL	NAK	Transmit	BS Error <sup>2</sup>	N/A	N/A
Out	STALL	NAK	Receive + NYET/ ACK <sup>3</sup>	N/A	NAK	N/A
Ping	STALL	NAK	ACK	N/A	N/A	N/A
Invalid	Ignore	Ignore	Ignore	Ignore	Ignore	Ignore

1. SYSEERR — System error must never occur when the latency FIFOs are correctly sized and the DCD is responsive.
2. Force bit stuff error.
3. NYET/ACK — NYET unless the transfer descriptor has packets remaining according to the USB variable length protocol then ACK.

### 53.5.3.3.5 Isochronous Endpoint Operation

Isochronous endpoints used for real-time scheduled delivery of data, and their operational model is significantly different than the host throttled bulk, interrupt, and control data pipes. Real time delivery by the USB OTG is accomplished by:

- Exactly MULT packets per (micro)frame are transmitted/received.

#### Note

MULT is a two-bit field in the device queue head. Isochronous endpoints do not use the variable length packet protocol.

- NAK responses are not used. Instead, zero length packets are sent in response to an IN request to unprimed endpoints. For unprimed RX endpoints, the response to an OUT transaction is to ignore the packet within the device controller.
- Prime requests always schedule the transfer described in the dTD for the next (micro)frame. If ISO-dTD remains active after that frame, ISO-dTD holds ready until executed or canceled by the DCD.

The USB OTG in host mode uses the periodic frame list to schedule data exchanges to isochronous endpoints. The operational model for device mode does not use such a data structure. Instead, the same dTD used for control/bulk/interrupt endpoints is also used for isochronous endpoints. The difference is in the managing of the dTD.

The first difference between bulk and ISO-endpoints is that priming an ISO-endpoint is a delayed operation such that an endpoint becomes primed only after a SOF is received. After the DCD writes the prime bit, the prime bit clears as usual to indicate to software that the device controller completed a priming the dTD for transfer. Internal to the design, the device controller hardware masks that prime start until the next frame boundary. This behavior is hidden from the DCD, but occurs so the device controller can match the dTD to a specific (micro)frame.

Another difference with isochronous endpoints is that the transaction must wholly complete in a (micro)frame. After an ISO transaction is started in a (micro)frame, it retires the corresponding dTD when MULT transactions occur or the device controller finds a fulfillment condition.

The transaction error bit set in the status field indicates a fulfillment error condition. When a fulfillment error occurs, the frame after the transfer failed to complete wholly, and the device controller retires the current ISO-dTD and move to the next ISO-dTD.

Fulfillment errors are only caused due to partially completed packets. If no activity occurs to a primed ISO-dTD, the transaction stays primed indefinitely. This means it is up to software must discard transmit ISO-dTDs that pile up from a failure of the host to move the data.

Finally, the last difference with ISO packets is in the data level error managing. When a CRC error occurs on a received packet, the packet is not retried similar to bulk and control endpoints. Instead, the CRC is noted by setting the transaction error bit and the data is stored as usual for the application software to sort out.

- TX packet retired:
  - MULT counter reaches zero.
  - Fulfillment error (transaction error bit is set):

- # packets occurred > 0 AND # packets occurred < MULT

### Note

For TX-ISO, MULT counter can be loaded with a lesser value in the dTD multiplier override field. If the multiplier override field is zero, the MULT counter initializes to the multiplier in the QH.

- RX packet retired:
  - MULT counter reaches zero.
  - Non-MDATA data PID is received
  - Overflow error:
    - Packet received is > maximum packet length. (Buffer Error bit is set)
    - Packet received exceeds total bytes allocated in dTD. (Buffer Error bit is set)
  - Fulfillment error (Transaction Error bit is set):
    - # packets occurred > 0 AND # packets occurred < MULT
  - CRC error (Transaction Error bit is set)

### Note

For ISO, when a dTD is retired, the next dTD is primed for the next frame. For continuous (micro)frame to (micro)frame operation, DCD must ensure the dTD linked-list is out ahead of the device controller by at least two (micro)frames.

#### 53.5.3.3.5.1 Isochronous Pipe Synchronization

When it is necessary to synchronize an isochronous data pipe to the host, the (micro)frame number (FRINDEX register) can act as a marker. To cause a packet transfer to occur at a specific (micro)frame number (N), the DCD must interrupt on SOF during frame N-1. When the FRINDEX equals N-1, the DCD must write the prime bit. The USB OTG primes the isochronous endpoint in (micro)frame N-1 so the device controller executes delivery during (micro)frame N.

**CAUTION**

Priming an endpoint towards the end of (micro)frame N-1 does not guarantee delivery in (micro)frame N. The delivery may actually occur in (micro)frame N+1 if the device controller does not have enough time to complete the prime before the SOF for packet N is received.


**53.5.3.3.5.2 Isochronous Endpoint Bus Response Matrix****Table 53-69. Isochronous Endpoint Bus Response Matrix**

Token Type	Stall	Not Primed	Primed	Underflow	Overflow
Setup	STALL	STALL	STALL	N/A	N/A
In	NULL <sup>1</sup> Packet	NULL Packet	Transmit	BS Error <sup>2</sup>	N/A
Out	Ignore	Ignore	Receive	N/A	Drop Packet
Ping	Ignore	Ignore	Ignore	Ignore	Ignore
Invalid	Ignore	Ignore	Ignore	Ignore	Ignore

1. Zero length packet
2. Force bit stuff error

**53.5.3.4 Managing Queue Heads**

The device queue head (dQH) points to the linked list of transfer tasks, each depicted by the device transfer descriptor (dTD). An area of memory pointed to by EPLISTADDR contains a group of all dQH's in a sequential list (see the next figure). The even elements in the list of dQH's receive endpoints (OUT/SETUP) and the odd elements transmit endpoints (IN/INTERRUPT). Device transfer descriptors are linked head to tail starting at the queue head and ending at a terminate bit. After the dTD retires, it is no longer part of the linked list from the queue head. Therefore, software is required to track all transfer descriptors because pointers no longer exist within the queue head after the dTD is retired (see [Software Link Pointers](#)).



**Figure 53-50. Endpoint Queue Head Diagram**

In addition to current and next pointers and the dTD overlay examined in [Packet Transfers](#) the dQH also contains the following parameters for the associated endpoint: multiplier, maximum packet length, and interrupt on setup. The next section includes demonstration of complete initialization of the dQH including these fields.

#### 53.5.3.4.1 Queue Head Initialization

One pair of device queue heads must be initialized for each active endpoint. To initialize a device queue head:

- Write the wMaxPacketSize field as required by the USB specification chapter 9 or application specific protocol.
- Write the multiplier field to 0 for control, bulk, and interrupt endpoints. For ISO endpoints, set the multiplier to 1, 2, or 3 as required for bandwidth with the USB specification chapter 9 protocol. In FS mode, the multiplier field can only be 1 for ISO endpoints.
- Set the next dTD terminate bit field.
- Clear the active bit in the status field.
- Clear the halt bit in the status field.

#### Note

The DCD must only modify dQH if the associated endpoint is not primed and there are no outstanding dTDs.

### 53.5.3.4.2 Setup Transfers Operation

As discussed in [Control Endpoint Operation](#) setup transfers require special treatment by the DCD. A setup transfer does not use a dTD, but instead stores the incoming data from a setup packet in an 8-byte buffer within the dQH.

Upon receiving notification of the setup packet, the DCD should manage the setup transfer by:

1. Copying setup buffer contents from dQH-RX to software buffer.
2. Acknowledging setup backup by writing a 1 to the corresponding bit in the EPSETUPSR register.

#### Note

The acknowledge must occur before continuing to process the setup packet. After acknowledge occurs, DCD must not attempt to access the setup buffer in dQH-RX. Only local software copy should be examined.

3. Checking for pending data or status dTD's from previous control transfers and flushing if any exist as discussed in [Flushing/De-priming an Endpoint](#).

#### Note

It is possible for the device controller to receive setup packets before previous control transfers complete. Existing control packets in progress must be flushed and the new control packet completed.

4. Decoding setup packet and prepare data phase (optional) and status phase transfer as required by the USB specification chapter 9 or application specific protocol.

### 53.5.3.5 Managing Transfers with Transfer Descriptors

#### 53.5.3.5.1 Software Link Pointers

It is necessary for the DCD software to maintain head and tail pointers for the linked list of dTDs for each respective queue head. This is necessary because the dQH only maintains pointers to the current working dTD and the next dTD executed. The operations described in the next section for managing dTDs assumes DCD can reference the head and tail of the dTD linked list.

#### Note

To conserve memory, the reserved fields at the end of the dQH can be used to store the head and tail pointers, but DCD must continue maintaining the pointers.




Figure 53-51. Software Link Pointers

#### Note

Check the status of each dTD to determine completed status.

#### 53.5.3.5.2 Building a Transfer Descriptor

Before a transfer can be executed from the linked list, a dTD must be built to describe the transfer. Use the following procedure for building dTDs.

Allocate a 32-byte dTD block of memory aligned to 32-byte boundaries. The last 5 bits of the address must equal 00000.

Write the following fields:

1. Initialize the first 7 entries (28 bytes) to 0.
2. Set the terminate bit.
3. Fill in total bytes with transfer size.

4. Set the interrupt on complete bit if desired.
5. Initialize the status field with the active bit set, and all remaining status bits cleared.
6. Fill in buffer pointer page 0 and the current offset to point to the start of the data buffer.
7. Initialize buffer pointer page 1 through page 4 to be one greater than each of the previous buffer pointers.

### 53.5.3.5.3 Executing a Transfer Descriptor

To safely add a dTD, the DCD must follow this procedure that manages the event where the device controller reaches the end of the dTD list. At the same time, a new dTD is added to the end of the list.

Determine whether the linked list is empty:

Check the DCD driver to see if the pipe is empty (internal representation of the linked list should indicate if any packets are outstanding)

Case 1: Link list is empty

1. Write dQH next pointer AND dQH terminate bit to 0 as a single 32-bit operation.
2. Clear active and halt bit in dQH (in case set from a previous error).
3. Prime endpoint by writing 1 to the correct bit position in the EPPRIME register.

Case 2: Link list is not empty

1. Add dTD to end of the linked list.
2. Read correct prime bit in EPPRIME - if set, DONE.
3. Set the USBCMD[ATDTW] bit.
4. Read correct status bit in EPSR, and store in a temporary variable for later.
5. Read the USBCMD[ATDTW] bit:
  - If clear, go to 3.
  - If set, continue to 6.
6. Clear the USBCMD[ATDTW] bit.
7. If status bit read in step 4 is 1 DONE.

8. If status bit read in step 4 is 0 then go to case 1, step 1.

#### 53.5.3.5.4 Transfer Completion

After a dTD is initialized and the associated endpoint is primed, the device controller executes the transfer upon the host-initiated request. The DCD is notified with a USB interrupt if the interrupt-on-complete bit was set, or alternatively, the DCD can poll the endpoint complete register to determine when the dTD had been executed. After a dTD is executed, DCD can check the status bits to determine success or failure.

#### CAUTION

Multiple dTDs can be completed in a single endpoint complete notification. After clearing the notification, the DCD must search the dTD linked list and retire all finished (active bit cleared) dTDs.

By reading the status fields of the completed dTDs, the DCD can determine if the transfers completed successfully. Success is determined with the following combination of status bits:

- Active = 0, Halted = 0, Transaction error = 0, Data buffer error = 0

Should any combination other than the one shown above exist, the DCD must take proper action. Transfer failure mechanisms are indicated in [Device Error Matrix](#).

In addition to checking the status bit, the DCD must read the transfer bytes field to determine the actual bytes transferred. When a transfer is complete, the total bytes transferred decrements by the actual bytes transferred. For transmit packets, a packet is only complete after the actual bytes reaches zero. However, for receive packets, the host may send fewer bytes in the transfer according the USB variable length packet protocol.

#### 53.5.3.5.5 Flushing/De-priming an Endpoint

It is necessary for the DCD to flush or de-prime endpoints during a USB device reset or during a broken control transfer. There may also be application specific requirements to stop transfers in progress. The DCD can use this procedure to stop a transfer in progress:

1. Set the corresponding bit(s) in the EPFLUSH register.
2. Wait until all bits in the EPFLUSH register are cleared.

**Note**

This operation may take a large amount of time depending on the USB bus activity. It is not desirable to have this wait loop within an interrupt service routine.

3. Read the EPSR register to ensure that for all endpoints commanded to be flushed, that the corresponding bits are now cleared. If the corresponding bits are set after step #2 has finished, flush failed as described below:

In very rare cases, a packet is in progress to the particular endpoint when commanded to flush using EPFLUSH. A safeguard is in place to refuse the flush to ensure that the packet in progress completes successfully. The DCD may need to repeatedly flush any endpoints that fail to flush by repeating steps 1-3 until each endpoint successfully flushes.

**53.5.3.5.6 Device Error Matrix**

The following table summarizes packet errors not automatically managed by the USB OTG module.

**Table 53-70. Device Error Matrix**

Error	Direction	Packet Type	Data Buffer Error Bit	Transaction Error Bit
Data Buffer Overflow	RX	Any	1	0
ISO Packet Error	RX	ISO	0	1
ISO Fulfillment Error	Both	ISO	0	1

The device controller manages all errors on bulk/control/interrupt endpoints except for a data buffer overflow. However, for ISO endpoints, errors packets are not retried and errors are tagged as indicated.

**Table 53-71. Error Descriptions**

Overflow	Number of bytes received exceeded max. packet size or total buffer length. <b>Note:</b> This error also sets the halt bit in the dQH, and if there are dTDs remaining in the linked list for the endpoint, those are not executed.
ISO Packet Error	CRC error on received ISO packet. Contents not guaranteed correct.
ISO Fulfillment Error	Host failed to complete the number of packets defined in the dQH mult field within the given (micro)frame. For scheduled data delivery, DCD may need to readjust the data queue because a fulfillment error causes the device controller to cease data transfers on the pipe for one (micro)frame. During the dead (micro)frame, the device controller reports error on the pipe and primes for the following frame.

## 53.5.4 Servicing Interrupts

The interrupt service routine must understand there are high frequency, low frequency, and error operations to order accordingly.

### 53.5.4.1 High Frequency Interrupts

In particular, high frequency interrupts must be managed in the order below. The most important of these is listed first because the DCD must acknowledge a setup buffer in the timeliest manner possible.

**Table 53-72. Interrupt Managing Order**

Execution Order	Interrupt	Action
1a	USB Interrupt <sup>1</sup> EPSETUPSR	Copy contents of setup buffer and acknowledge setup packet (as indicated in <a href="#">Managing Queue Heads</a> ). Process setup packet according to USB specification chapter 9 or application specific protocol.
1b	USB Interrupt EPCOMPLETE	Manage completion of dTD as indicated in <a href="#">Managing Queue Heads</a> .
2	SOF Interrupt	Action as deemed necessary by application. This interrupt may not have a use in all applications.

1. It is likely multiple interrupts stack up on any call to the interrupt service routine and during interrupt service routine.

#### 53.5.4.1.1 Low Frequency Interrupts

The low frequency events include the following interrupts. These interrupts can be managed in any order because they do not occur often in comparison to the high-frequency interrupts.

**Table 53-73. Low Frequency Interrupt Events**

Interrupt	Action
Port Change	Change software state information.
Sleep Enable (Suspend)	Change software state information. Low power managing as necessary.
Reset Received	Change software state information. Abort pending transfers.

#### 53.5.4.1.2 Error Interrupts

Error interrupts are least frequent and should be placed last in the interrupt service routine.

**Table 53-74. Error Interrupt Events**

Interrupt	Action
USB Error Interrupt.	This error is redundant because it combines USB interrupt and an error status in the dTD. The DCD more aptly manages packet-level errors by checking the dTD status field upon receipt of USB interrupt (w/ EPCOMPLETE).
System Error	Unrecoverable error. Immediate reset of module; free transfers buffers in progress and restart the DCD.

### 53.5.5 Deviations from the EHCI Specifications

The host mode operation of the USB OTG module is nearly EHCI-compatible with a few minor differences. For the most part, the modules conform to the data structures and operations described in Section 3, "Data Structures," and Section 4, "Operational Model," in the EHCI specification. The particulars of the deviations occur in the following areas:

- Embedded transaction translator—Allows direct attachment of HS, FS and LS devices in host mode without the need for a companion controller.
- Device operation—In host mode, the device operational registers are generally disabled; therefore, device mode is mostly transparent when in host mode. However, there are a couple exceptions documented in the following sections.
- Embedded design interface—The module does not have a PCI Interface and therefore the PCI configuration registers described in the EHCI specification are not applicable.

For the purposes of the USB OTG implementing a dual-role host/device controller with support for OTG applications, it is necessary to deviate from the EHCI specification. Device and OTG operation are not specified in the EHCI specification, and thus the implementation supported in the USB OTG module is proprietary.

#### 53.5.5.1 Embedded Transaction Translator Function

The USB host mode supports directly connected high-, full- and low-speed devices without requiring a companion controller by including the capabilities of a USB 2.0 high-speed hub transaction translator. Although there is no separate transaction translator block in the system, the transaction translator function normally associated with a high-speed hub is implemented within the DMA and protocol engine blocks. The embedded transaction translator function is an extension to EHCI interface, but makes use of the standard data structures and operational models existing in the EHCI specification to support full- and low-speed devices.

### 53.5.5.1.1 Capability Registers

These additions to the capability registers support the embedded Transaction translator function:

- N\_TT added to HSCPARAMS - Host Controller Structural Parameters
- N\_PTT added to HSCPARAMS - Host Controller Structural Parameters

Refer to the section for the HSCPARAMS register for usage information.

### 53.5.5.1.2 Operational Registers

These additions to the operational registers support the embedded TT:

- Addition of the TTCTRL register.
- Addition of a two-bit port speed (PSPD) field to the PORTSC<sub>n</sub> register.

### 53.5.5.1.3 Discovery

In a standard EHCI controller design, the EHCI host controller driver detects a full-speed (FS) or low-speed (LS) device by noting if the port enable bit is set after the port reset operation. The port enable is set only in a standard EHCI controller implementation after the port reset operation and when the host and device negotiate a high-speed connection (chirp completes successfully).

The module always sets the port enable bit after the port reset operation regardless of the result of the host device chirp result, and the resulting port speed is indicated by the PORTSC<sub>n</sub>[PSPD] field. Therefore, the standard EHCI host controller driver requires an alteration to manage directly connected full- and low-speed devices or hubs. The change is a fundamental one summarized in the next table.

**Table 53-75. Functional Differences Between EHCI and EHCI with Embedded TT**

Standard EHCI	EHCI with embedded Transaction Translator
After port enable bit is set following a connection and reset sequence, the device/hub is assumed to be HS.	After port enable bit is set following a connection and reset sequence, the device/hub speed is noted from PORTSC <sub>n</sub> .
FS and LS devices are assumed to be downstream from a HS hub. Therefore, all port-level control performs through the hub class to the nearest hub.	FS and LS device can be downstream from a HS hub or directly attached. When the FS/LS device is downstream from a HS hub, port-level control acts using the hub class through the nearest hub. When a FS/LS device is directly attached, then port-level control is accomplished using PORTSC <sub>n</sub> .

*Table continues on the next page...*

**Table 53-75. Functional Differences Between EHCI and EHCI with Embedded TT (continued)**

Standard EHCI	EHCI with embedded Transaction Translator
FS and LS devices are assumed to be downstream from a HS hub with HubAddr equal to X. [where HubAddr > 0 and HubAddr is the address of the hub where the bus transitions from HS to FS/LS (split target hub)]	FS and LS device can be downstream from a HS hub with HubAddr equal to X [HubAddr > 0] or directly attached [where HubAddr equals 0 and HubAddr is the address of the root hub where the bus transitions from HS to FS/LS (split target hub is the root hub)]

### 53.5.5.1.4 Data Structures

The same data structures used for FS/LS transactions through a HS hub are also used for transactions through the root hub. It is demonstrated here how hub address and endpoint speed fields should be set for directly attached FS/LS devices and hubs:

1. QH (for direct attach FS/LS) – asynchronous (bulk/control endpoints) periodic (interrupt)
  - Hub address equals 0
  - Transactions to direct attached device/hub.
    - QH.EPS equals port speed
  - Transactions to a device downstream from direct attached FS hub.
    - QH.EPS equals downstream device speed

**Note**

When QH.EPS equals 01 (LS) and PORTSC<sub>n</sub>[PSPD] equals 00 (FS), a LS-pre-PID is sent before transmitting LS traffic.

Maximum packet size must equal 64 or less to prevent undefined behavior.

2. siTD (for direct attach FS) – Periodic (ISO endpoint)
  - All FS ISO transactions:
    - Hub address equals 0
    - siTD.EPS equals 00 (full speed)

Maximum packet size must equal to 1023 or less to prevent undefined behavior.

### 53.5.5.1.5 Operational Model

The operational models are well defined for the behavior of the transaction translator (see USB 2.0 specification) and for the EHCI controller moving packets between system memory and a USB-HS hub. Because the embedded transaction translator exists within the USB host controller, no physical bus between EHCI host controller driver and the USB FS/LS bus. These sections briefly discuss the operational model for how the EHCI and transaction translator operational models combine without the physical bus between. The following sections assume the reader is familiar with the EHCI and USB 2.0 transaction translator operational models.

#### 53.5.5.1.5.1 Microframe Pipeline

The EHCI operational model uses the concept of H-frames and B-frames to describe the pipeline between the host (H) and the bus (B). The embedded transaction translator uses the same pipeline algorithms specified in the USB 2.0 specification for a hub-based transaction translator.

All periodic transfers always begin at B-frame 0 (after SOF) and continue until the stored periodic transfers are complete. As an example of the microframe pipeline implemented in the embedded transaction translator, all periodic transfers that are tagged in EHCI to execute in H-frame 0 are ready to execute on the bus in B-frame 0.

When programming the S-mask and C-masks in the EHCI data structures to schedule periodic transfers for the embedded transaction translator, the EHCI host controller driver must follow the same rules specified in EHCI for programming the S-mask and C-mask for downstream hub-based transaction translators.

After periodic transfers are exhausted, any stored asynchronous transfer is moved. Asynchronous transfers are opportunistic because they execute when possible and their operation is not tied to H-frame and B-frame boundaries with the exception that an asynchronous transfer cannot babble through the SOF (start of B-frame 0.)

#### 53.5.5.1.5.2 Split State Machines

The start and complete-split operational model differs from EHCI slightly because there is no bus medium between the EHCI controller and the embedded transaction translator. Where a start or complete-split operation would occur by requesting the split to the HS hub, the start/complete-split operation is simple an internal operation to the embedded transaction translator. The next table summarizes the conditions where handshakes are emulated from internal state instead of actual handshakes to HS split bus traffic.

**Table 53-76. Emulated Handshakes**

Condition	Emulate TT Response
<b>Start-Split:</b> All asynchronous buffers full	NAK
<b>Start-Split:</b> All periodic buffers full	ERR
<b>Start-Split:</b> Success for start of async. transaction	ACK
<b>Start-Split:</b> Start periodic transaction	No handshake (Ok)
<b>Complete-Split:</b> Failed to find transaction in queue	Bus time-out
<b>Complete-Split:</b> Transaction in queue is busy	NYET
<b>Complete-Split:</b> Transaction in queue is complete	Actual handshake from FS/LS device

**53.5.5.1.5.3 Asynchronous Transaction Scheduling and Buffer Management**

The following USB 2.0 specification items are implemented in the embedded Transaction Translator:

- USB 2.0 – 11.17.3
  - Sequencing is provided and a packet length estimator ensures no full-/low-speed packet babbles into SOF time.
- USB 2.0 – 11.17.4
  - • Transaction tracking for 2 data pipes.
- USB 2.0 – 11.17.5
  - • Clear\_TT\_Buffer capability provided though the use of the TTCTRL register.

**53.5.5.1.5.4 Periodic Transaction Scheduling and Buffer Management**

The following USB 2.0 specification items are implemented in the embedded transaction translator:

- USB 2.0 – 11.18.6.[1-2]
  - Abort of pending start-splits
    - EOF (and not started in microframes 6)
    - Idle for more than 4 microframes
  - Abort of pending complete-splits

- EOF
- Idle for more than 4 microframes
- USB 2.0 - 11.18.[7-8]
  - Transaction tracking for up to four data pipes.
    - No more than 4 periodic transactions (interrupt/isochronous) can be scheduled through the embedded TT per frame.
  - Complete-split transaction searching.

### Note

There is no data schedule mechanism for these transactions other than the microframe pipeline. The embedded TT assumes the number of packets scheduled in a frame does not exceed the frame duration (1 ms) or else undefined behavior may result.

## 53.5.5.2 Device Operation

The co-existence of a device operational controller within the USB OTG module has little effect on EHCI compatibility for host operation. However, given that the USB OTG controller initializes in neither host nor device mode, the USBMODE register must be programmed for host operation before the EHCI host controller driver can begin EHCI host operations.

## 53.5.5.3 Non-Zero Fields in the Register File

Some of the reserved fields and reserved addresses in the capability registers and operational registers have use in device mode. Adhere to these steps:

- Write operations to all EHCI reserved fields (some of which are device fields in the USB OTG module) in the operation registers should always be written to zero. This is an EHCI requirement of the device controller driver that must be adhered to.
- Read operations by the module must properly mask EHCI reserved fields (some of which are device fields in the USB OTG module registers).

### 53.5.5.4 SOF Interrupt

The SOF interrupt is a free running 125  $\mu$ s or 1 ms interrupt for host mode. EHCI does not specify this interrupt, but it has been added for convenience and as a potential software time base. The free running interrupt is shared with the device mode start-of-frame interrupt. See the sections for the USBSTS and USBINTR registers for more information.

### 53.5.5.5 Embedded Design

This is an embedded USB host controller as defined by the EHCI specification; therefore, it does not implement the PCI configuration registers.

#### 53.5.5.5.1 Frame Adjust Register

Given that the optional PCI configuration registers are not included in this implementation, there is no corresponding bit level timing adjustments like those provided by the frame adjust register in the PCI configuration registers. Starts of microframes are timed precisely to 125  $\mu$ s using the transceiver clock as a reference clock or a 60 Mhz transceiver clock for 8-bit physical interfaces and full-speed serial interfaces.

### 53.5.5.6 Miscellaneous Variations from EHCI

#### 53.5.5.6.1 Programmable Physical Interface Behavior

The modules support multiple physical interfaces that can operate in different modes when the module is configured with the software programmable physical interface modes. The control bits for selecting the PHY operating mode are added to the PORTSC $n$  register providing a capability not defined by the EHCI specification.

#### 53.5.5.6.2 Discovery

##### 53.5.5.6.2.1 Port Reset

The port connect methods specified by EHCI require setting the port reset bit in the PORTSC $n$  register for a duration of 10 ms. Due to the complexity required to support the attachment of devices not high speed, a counter is present in the design that can count the 10 ms reset pulse to alleviate the requirement of the software to measure this duration. Therefore, the basic connection is summarized as:

- Port change interrupt—Port connect change occurs to notify the host controller driver that a device has attached.
- Software shall set the  $PORTSCn[PR]$  bit to reset the device.
- Software shall clear the  $PORTSCn[PR]$  bit after 10 ms.
  - This step, necessary in a standard EHCI design, may be omitted with this implementation. Should the EHCI host controller driver attempt to write a 0 to the reset bit while a reset is in progress, the write is ignored and the reset continues until completion.
- Port change interrupt—Port enable change occurs to notify the host controller that the device is now operational and at this point the port speed is determined.

#### 53.5.5.6.2.2 Port Speed Detection

After the port change interrupt indicates that a port is enabled, the EHCI stack should determine the port speed. Unlike the EHCI implementation, which re-assigns the port owner for any device that does not connect at high speed, this host controller supports direct attach of non-HS devices. Therefore, the following differences are important regarding port speed detection:

- Port owner hand-off is not implemented. Therefore,  $PORTSCn[PO]$  bit is read-only and always reads 0.
- A 2-bit port speed indicator field has been added to  $PORTSCn$  to provide the current operating speed of the port to the host controller driver.
- A 1-bit high-speed indicator bit has been added to  $PORTSCn$  to signify that the port is in HS vs. FS/LS.
  - This information is redundant with the 2-bit port speed indicator field above.



---

# Chapter 54


## CAN (FlexCAN)

### 54.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The FlexCAN module is a communication controller implementing the CAN protocol according to the CAN 2.0B protocol specification. A general block diagram is shown in the following figure, which describes the main sub-blocks implemented in the FlexCAN module, including one associated memory for storing Message Buffers, Rx Global Mask Registers, Rx Individual Mask Registers, Rx FIFO and Rx FIFO ID Filters. The functions of the sub-modules are described in subsequent sections.



**Figure 54-1. FlexCAN Block Diagram**

### 54.1.1 Overview

The CAN protocol was primarily, but not only, designed to be used as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. The FlexCAN module is a full implementation of the CAN protocol specification, Version 2.0 B, which supports both standard and extended message frames. The Message Buffers are stored in an embedded RAM dedicated to the FlexCAN module. See the Chip Configuration details for the actual number of Message Buffers configured in the MCU.

The CAN Protocol Engine (PE) sub-module manages the serial communication on the CAN bus, requesting RAM access for receiving and transmitting message frames, validating received messages and performing error handling. The Controller Host Interface (CHI) sub-module handles Message Buffer selection for reception and transmission, taking care of arbitration and ID matching algorithms. The Bus Interface Unit (BIU) sub-module controls the access to and from the internal interface bus, in order to establish connection to the CPU and to other blocks. Clocks, address and data buses, interrupt outputs and test signals are accessed through the Bus Interface Unit.

## 54.1.2 FlexCAN Module Features

The FlexCAN module includes these distinctive legacy features:

- Full Implementation of the CAN protocol specification, Version 2.0B
  - Standard data and remote frames
  - Extended data and remote frames
  - Zero to eight bytes data length
  - Programmable bit rate up to 1 Mb/sec
  - Content-related addressing
- Flexible Mailboxes of zero to eight bytes data length
- Each Mailbox configurable as Rx or Tx, all supporting standard and extended messages
- Individual Rx Mask Registers per Mailbox
- Full featured Rx FIFO with storage capacity for up to 6 frames and automatic internal pointer handling
- Transmission abort capability
- Programmable clock source to the CAN Protocol Interface, either bus clock or crystal oscillator
- Unused structures space can be used as general purpose RAM space
- Listen-only mode capability
- Programmable loop-back mode supporting self-test operation
- Programmable transmission priority scheme: lowest ID, lowest buffer number or highest priority
- Time Stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Independent of the transmission medium (an external transceiver is assumed)

- Short latency time due to an arbitration scheme for high-priority messages
- Low power modes, with programmable wake up on bus activity

Furthermore, the new major features below are also provided in addition to the previous FlexCAN version:

- Remote request frames may be handled automatically or by software
- Safe mechanism for ID Filter configuration in Normal Mode
- CAN bit time settings and configuration bits can only be written in "Freeze" mode
- Tx mailbox status (Lowest priority buffer or empty buffer)
- IDHIT register for received frames
- SYNC bit status to inform that the module is synchronous with CAN bus
- Debug Registers
- CRC status for transmitted message
- Rx FIFO Global Mask register
- Selectable priority of reception between Mailboxes and Rx FIFO during matching process
- Powerful Rx FIFO ID filtering, capable of matching incoming IDs against either 128 extended, 256 standard or 512 partial (8 bits) IDs, with up to 32 individual masking capability
- 100% backward compatibility with previous FlexCAN version

### 54.1.3 Modes of Operation

The FlexCAN module has four functional modes: Normal Mode (User and Supervisor), Freeze Mode, Listen-Only Mode and Loop-Back Mode. There are also three low power modes: Disable Mode, Doze Mode and Stop Mode.

- Normal Mode (User or Supervisor):

In Normal Mode, the module operates receiving and/or transmitting message frames, errors are handled normally and all the CAN Protocol functions are enabled. User and Supervisor Modes differ in the access to some restricted control registers.

- Freeze Mode:

It is enabled when the FRZ bit in the MCR Register is asserted. If enabled, Freeze Mode is entered when the HALT bit in MCR is set or when Debug Mode is requested at MCU level and the FRZ\_ACK bit in the MCR Register is asserted by the FlexCAN. In this mode, no transmission or reception of frames is done and synchronicity to the CAN bus is lost. See [Freeze Mode](#) for more information.

- Listen-Only Mode:

The module enters this mode when the LOM bit in the Control 1 Register is asserted. In this mode, transmission is disabled, all error counters are frozen and the module operates in a CAN Error Passive mode. Only messages acknowledged by another CAN station will be received. If FlexCAN detects a message that has not been acknowledged, it will flag a BIT0 error (without changing the REC), as if it was trying to acknowledge the message.

- Loop-Back Mode:

The module enters this mode when the LPB bit in the Control 1 Register is asserted. In this mode, FlexCAN performs an internal loop back that can be used for self test operation. The bit stream output of the transmitter is internally fed back to the receiver input. The Rx CAN input pin is ignored and the Tx CAN output goes to the recessive state (logic '1'). FlexCAN behaves as it normally does when transmitting and treats its own transmitted message as a message received from a remote node. In this mode, FlexCAN ignores the bit sent during the ACK slot in the CAN frame acknowledge field to ensure proper reception of its own message. Both transmit and receive interrupts are generated.

- Module Disable Mode:

This low power mode is entered when the MDIS bit in the MCR Register is asserted by the CPU and the LPM\_ACK is asserted by the FlexCAN. When disabled, the module requests to disable the clocks to the CAN Protocol Engine and Controller Host Interface sub-modules. Exit from this mode is done by negating the MDIS bit in the MCR Register. See [Module Disable Mode](#) for more information.

- Doze Mode:

This low power mode is entered when the DOZE bit in MCR is asserted and Doze Mode is requested at MCU level and the LPM\_ACK bit in the MCR Register is asserted by the FlexCAN. When in Doze Mode, the module requests to disable the clocks to the CAN Protocol Engine and the CAN Controller-Host Interface sub-modules. Exit from this mode happens when the DOZE bit in MCR is negated, when the MCU is removed from Doze Mode, or when activity is detected on the CAN bus and the Self Wake Up mechanism is enabled. See [Doze Mode](#) for more information.

- Stop Mode:

This low power mode is entered when Stop Mode is requested at MCU level and the LPM\_ACK bit in the MCR Register is asserted by the FlexCAN. When in Stop Mode, the module puts itself in an inactive state and then informs the CPU that the clocks can be shut down globally. Exit from this mode happens when the Stop Mode request is removed or when activity is detected on the CAN bus and the Self Wake Up mechanism is enabled. See [Stop Mode](#) for more information.

## 54.2 FlexCAN Signal Descriptions

The FlexCAN module has two I/O signals connected to the external MCU pins. These signals are summarized in the following table and described in more detail in the next sub-sections.

**Table 54-1. FlexCAN Signal Descriptions**

Signal	Description	I/O
CAN Rx	CAN Receive Pin	Input
CAN Tx	CAN Transmit Pin	Output

### 54.2.1 CAN Rx

This pin is the receive pin from the CAN bus transceiver. Dominant state is represented by logic level '0'. Recessive state is represented by logic level '1'.

### 54.2.2 CAN Tx

This pin is the transmit pin to the CAN bus transceiver. Dominant state is represented by logic level '0'. Recessive state is represented by logic level '1'.

## 54.3 Memory Map/Register Definition

This section describes the registers and data structures in the FlexCAN module. The base address of the module depends on the particular memory map of the MCU.

### 54.3.1 FlexCAN Memory Mapping

The complete memory map for a FlexCAN module is shown in the following table.

The address space occupied by FlexCAN has 128 bytes for registers starting at the module base address, followed by embedded RAM starting at address 0x0080.

Each individual register is identified by its complete name and the corresponding mnemonic. The access type can be Supervisor (S) or Unrestricted (U). Most of the registers can be configured to have either Supervisor or Unrestricted access by programming the SUPV bit in the MCR Register. These registers are identified as S/U in the Access column of [Table 54-2](#).

The registers IFLAG2 and IMASK2 are considered reserved space depending on the number of Mailboxes available in the device.

**Table 54-2. Module Memory Map**

Register	Access Type	Affected by Hard Reset	Affected by Soft Reset
Module Configuration Register (MCR)	S	Yes	Yes
Control 1 Register (CTRL1)	S/U	Yes	No
Free Running Timer Register (TIMER)	S/U	Yes	Yes
Rx Mailboxes Global Mask Register (RXMGMASK)	S/U	No	No
Rx Buffer 14 Mask Register (RX14MASK)	S/U	No	No
Rx Buffer 15 Mask Register (RX15MASK)	S/U	No	No
Error Counter Register (ECR)	S/U	Yes	Yes
Error and Status 1 Register (ESR1)	S/U	Yes	Yes
Interrupt Masks 2 Register (IMASK2)	S/U	Yes	Yes
Interrupt Masks 1 Register (IMASK1)	S/U	Yes	Yes
Interrupt Flags 2 Register (IFLAG2)	S/U	Yes	Yes
Interrupt Flags 1 Register (IFLAG1)	S/U	Yes	Yes
Control 2 Register (CTRL2)	S/U	Yes	No
Error and Status 2 Register (ESR2)	S/U	Yes	Yes
Individual Matching Elements Update Register (IMUER)	S/U	Yes	Yes
Lost Rx Frames Register (LRFR)	S/U	Yes	Yes
CRC Register (CRCR)	S/U	Yes	Yes
Rx FIFO Global Mask Register (RXFGMASK)	S/U	No	No
Rx FIFO Information Register (RXFIR)	S/U	No	No
Message Buffers	S/U	No	No
Rx Individual Mask Registers	S/U	No	No

## Memory Map/Register Definition

The FlexCAN module can store CAN messages for transmission and reception using Mailboxes and Rx FIFO structures.

This module's memory map includes sixteen 128-bit message buffers (MBs) that occupy the range from offset 0x80 to 0x17F.

### CAN memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4002_4000	Module Configuration Register (CAN0_MCR)	32	R/W	D890_000Fh	54.3.2/ 1724
4002_4004	Control 1 Register (CAN0_CTRL1)	32	R/W	0000_0000h	54.3.3/ 1729
4002_4008	Free Running Timer (CAN0_TIMER)	32	R/W	0000_0000h	54.3.4/ 1732
4002_4010	Rx Mailboxes Global Mask Register (CAN0_RXMGMASK)	32	R/W	FFFF_ FFFFh	54.3.5/ 1733
4002_4014	Rx 14 Mask Register (CAN0_RX14MASK)	32	R/W	FFFF_ FFFFh	54.3.6/ 1734
4002_4018	Rx 15 Mask Register (CAN0_RX15MASK)	32	R/W	FFFF_ FFFFh	54.3.7/ 1735
4002_401C	Error Counter (CAN0_ECR)	32	R/W	0000_0000h	54.3.8/ 1736
4002_4020	Error and Status 1 Register (CAN0_ESR1)	32	R/W	0000_0000h	54.3.9/ 1737
4002_4024	Interrupt Masks 2 Register (CAN0_IMASK2)	32	R/W	0000_0000h	54.3.10/ 1741
4002_4028	Interrupt Masks 1 Register (CAN0_IMASK1)	32	R/W	0000_0000h	54.3.11/ 1742
4002_402C	Interrupt Flags 2 Register (CAN0_IFLAG2)	32	R/W	0000_0000h	54.3.12/ 1742
4002_4030	Interrupt Flags 1 Register (CAN0_IFLAG1)	32	R/W	0000_0000h	54.3.13/ 1743
4002_4034	Control 2 Register (CAN0_CTRL2)	32	R/W	00B0_0000h	54.3.14/ 1746
4002_4038	Error and Status 2 Register (CAN0_ESR2)	32	R/W	0000_0000h	54.3.15/ 1749
4002_4044	CRC Register (CAN0_CRCR)	32	R	0000_0000h	54.3.16/ 1750
4002_4048	Rx FIFO Global Mask Register (CAN0_RXFGMASK)	32	R/W	FFFF_ FFFFh	54.3.17/ 1751
4002_404C	Rx FIFO Information Register (CAN0_RXFIR)	32	R	Undefined	54.3.18/ 1752

Table continues on the next page...

## CAN memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4002_4880	Rx Individual Mask Registers (CAN0_RXIMR0)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_4884	Rx Individual Mask Registers (CAN0_RXIMR1)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_4888	Rx Individual Mask Registers (CAN0_RXIMR2)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_488C	Rx Individual Mask Registers (CAN0_RXIMR3)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_4890	Rx Individual Mask Registers (CAN0_RXIMR4)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_4894	Rx Individual Mask Registers (CAN0_RXIMR5)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_4898	Rx Individual Mask Registers (CAN0_RXIMR6)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_489C	Rx Individual Mask Registers (CAN0_RXIMR7)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_48A0	Rx Individual Mask Registers (CAN0_RXIMR8)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_48A4	Rx Individual Mask Registers (CAN0_RXIMR9)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_48A8	Rx Individual Mask Registers (CAN0_RXIMR10)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_48AC	Rx Individual Mask Registers (CAN0_RXIMR11)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_48B0	Rx Individual Mask Registers (CAN0_RXIMR12)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_48B4	Rx Individual Mask Registers (CAN0_RXIMR13)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_48B8	Rx Individual Mask Registers (CAN0_RXIMR14)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
4002_48BC	Rx Individual Mask Registers (CAN0_RXIMR15)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
400A_4000	Module Configuration Register (CAN1_MCR)	32	R/W	D890_000Fh	<a href="#">54.3.2/1724</a>
400A_4004	Control 1 Register (CAN1_CTRL1)	32	R/W	0000_0000h	<a href="#">54.3.3/1729</a>
400A_4008	Free Running Timer (CAN1_TIMER)	32	R/W	0000_0000h	<a href="#">54.3.4/1732</a>
400A_4010	Rx Mailboxes Global Mask Register (CAN1_RXMGMASK)	32	R/W	FFFF_FFFFh	<a href="#">54.3.5/1733</a>

Table continues on the next page...

## CAN memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400A_4014	Rx 14 Mask Register (CAN1_RX14MASK)	32	R/W	FFFF_FFFFh	54.3.6/ 1734
400A_4018	Rx 15 Mask Register (CAN1_RX15MASK)	32	R/W	FFFF_FFFFh	54.3.7/ 1735
400A_401C	Error Counter (CAN1_ECR)	32	R/W	0000_0000h	54.3.8/ 1736
400A_4020	Error and Status 1 Register (CAN1_ESR1)	32	R/W	0000_0000h	54.3.9/ 1737
400A_4024	Interrupt Masks 2 Register (CAN1_IMASK2)	32	R/W	0000_0000h	54.3.10/ 1741
400A_4028	Interrupt Masks 1 Register (CAN1_IMASK1)	32	R/W	0000_0000h	54.3.11/ 1742
400A_402C	Interrupt Flags 2 Register (CAN1_IFLAG2)	32	R/W	0000_0000h	54.3.12/ 1742
400A_4030	Interrupt Flags 1 Register (CAN1_IFLAG1)	32	R/W	0000_0000h	54.3.13/ 1743
400A_4034	Control 2 Register (CAN1_CTRL2)	32	R/W	00B0_0000h	54.3.14/ 1746
400A_4038	Error and Status 2 Register (CAN1_ESR2)	32	R/W	0000_0000h	54.3.15/ 1749
400A_4044	CRC Register (CAN1_CRCR)	32	R	0000_0000h	54.3.16/ 1750
400A_4048	Rx FIFO Global Mask Register (CAN1_RXFGMASK)	32	R/W	FFFF_FFFFh	54.3.17/ 1751
400A_404C	Rx FIFO Information Register (CAN1_RXFIR)	32	R	Undefined	54.3.18/ 1752
400A_4880	Rx Individual Mask Registers (CAN1_RXIMR0)	32	R/W	Undefined	54.3.19/ 1753
400A_4884	Rx Individual Mask Registers (CAN1_RXIMR1)	32	R/W	Undefined	54.3.19/ 1753
400A_4888	Rx Individual Mask Registers (CAN1_RXIMR2)	32	R/W	Undefined	54.3.19/ 1753
400A_488C	Rx Individual Mask Registers (CAN1_RXIMR3)	32	R/W	Undefined	54.3.19/ 1753
400A_4890	Rx Individual Mask Registers (CAN1_RXIMR4)	32	R/W	Undefined	54.3.19/ 1753
400A_4894	Rx Individual Mask Registers (CAN1_RXIMR5)	32	R/W	Undefined	54.3.19/ 1753
400A_4898	Rx Individual Mask Registers (CAN1_RXIMR6)	32	R/W	Undefined	54.3.19/ 1753

Table continues on the next page...

## CAN memory map (continued)


Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400A_489C	Rx Individual Mask Registers (CAN1_RXIMR7)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
400A_48A0	Rx Individual Mask Registers (CAN1_RXIMR8)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
400A_48A4	Rx Individual Mask Registers (CAN1_RXIMR9)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
400A_48A8	Rx Individual Mask Registers (CAN1_RXIMR10)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
400A_48AC	Rx Individual Mask Registers (CAN1_RXIMR11)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
400A_48B0	Rx Individual Mask Registers (CAN1_RXIMR12)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
400A_48B4	Rx Individual Mask Registers (CAN1_RXIMR13)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
400A_48B8	Rx Individual Mask Registers (CAN1_RXIMR14)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>
400A_48BC	Rx Individual Mask Registers (CAN1_RXIMR15)	32	R/W	Undefined	<a href="#">54.3.19/1753</a>

### 54.3.2 Module Configuration Register (CANx\_MCR)

This register defines global system configurations, such as the module operation modes and the maximum message buffer configuration.

Addresses: CAN0\_MCR is 4002\_4000h base + 0h offset = 4002\_4000h

CAN1\_MCR is 400A\_4000h base + 0h offset = 400A\_4000h



**CANx\_MCR field descriptions**

Field	Description
31 MDIS	<p>Module Disable</p> <p>This bit controls whether FlexCAN is enabled or not. When disabled, FlexCAN disables the clocks to the CAN Protocol Engine and Controller Host Interface sub-modules. This is the only bit in MCR not affected by soft reset.</p> <p>0 Enable the FlexCAN module. 1 Disable the FlexCAN module.</p>
30 FRZ	<p>Freeze Enable</p> <p>The FRZ bit specifies the FlexCAN behavior when the HALT bit in the MCR Register is set or when Debug Mode is requested at MCU level. When FRZ is asserted, FlexCAN is enabled to enter Freeze Mode. Negation of this bit field causes FlexCAN to exit from Freeze Mode.</p> <p>0 Not enabled to enter Freeze Mode 1 Enabled to enter Freeze Mode</p>
29 RFEN	Rx FIFO Enable

Table continues on the next page...

## CANx\_MCR field descriptions (continued)

Field	Description
	<p>This bit controls whether the Rx FIFO feature is enabled or not. When RFEN is set, MBs 0 to 5 cannot be used for normal reception and transmission because the corresponding memory region (0x80-0xDC) is used by the FIFO engine as well as additional MBs (up to 32, depending on CTRL2[RFFN] setting) which are used as Rx FIFO ID Filter Table elements. RFEN also impacts the definition of the minimum number of peripheral clocks per CAN bit as described in the table "Minimum Ratio Between Peripheral Clock Frequency and CAN Bit Rate" (in section "Arbitration and Matching Timing"). This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 Rx FIFO not enabled 1 Rx FIFO enabled</p>
28 HALT	<p>Halt FlexCAN</p> <p>Assertion of this bit puts the FlexCAN module into Freeze Mode. The CPU should clear it after initializing the Message Buffers and Control Register. No reception or transmission is performed by FlexCAN before this bit is cleared. Freeze Mode cannot be entered while FlexCAN is in a low power mode.</p> <p>0 No Freeze Mode request. 1 Enters Freeze Mode if the FRZ bit is asserted.</p>
27 NOTRDY	<p>FlexCAN Not Ready</p> <p>This read-only bit indicates that FlexCAN is either in Disable Mode, Stop Mode or Freeze Mode. It is negated once FlexCAN has exited these modes.</p> <p>0 FlexCAN module is either in Normal Mode, Listen-Only Mode or Loop-Back Mode. 1 FlexCAN module is either in Disable Mode, Stop Mode or Freeze Mode.</p>
26 WAKMSK	<p>Wake Up Interrupt Mask</p> <p>This bit enables the Wake Up Interrupt generation.</p> <p>0 Wake Up Interrupt is disabled. 1 Wake Up Interrupt is enabled.</p>
25 SOFTRST	<p>Soft Reset</p> <p>When this bit is asserted, FlexCAN resets its internal state machines and some of the memory mapped registers. The following registers are reset: MCR (except the MDIS bit), TIMER, ECR, ESR1, ESR2, IMASK1, IMASK2, IFLAG1, IFLAG2 and CRCR. Configuration registers that control the interface to the CAN bus are not affected by soft reset. The following registers are unaffected: CTRL1, CTRL2, RXIMR0–RXIMR63, RXMGMASK, RX14MASK, RX15MASK, RXFGMASK, RXFIR, all Message Buffers.</p> <p>The SOFTRST bit can be asserted directly by the CPU when it writes to the MCR Register, but it is also asserted when global soft reset is requested at MCU level. Since soft reset is synchronous and has to follow a request/acknowledge procedure across clock domains, it may take some time to fully propagate its effect. The SOFTRST bit remains asserted while reset is pending, and is automatically negated when reset completes. Therefore, software can poll this bit to know when the soft reset has completed.</p> <p>Soft reset cannot be applied while clocks are shut down in a low power mode. The module should be first removed from low power mode, and then soft reset can be applied.</p> <p>0 No reset request 1 Resets the registers affected by soft reset.</p>
24 FRZACK	<p>Freeze Mode Acknowledge</p> <p>This read-only bit indicates that FlexCAN is in Freeze Mode and its prescaler is stopped. The Freeze Mode request cannot be granted until current transmission or reception processes have finished.</p>

*Table continues on the next page...*

## CANx\_MCR field descriptions (continued)

Field	Description
	<p>Therefore the software can poll the FRZACK bit to know when FlexCAN has actually entered Freeze Mode. If Freeze Mode request is negated, then this bit is negated once the FlexCAN prescaler is running again. If Freeze Mode is requested while FlexCAN is in a low power mode, then the FRZACK bit will only be set when the low power mode is exited. See Section "Freeze Mode".</p> <p><b>NOTE:</b> FRZACK will be asserted within 178 CAN bits from the freeze mode request by the CPU, and negated within 2 CAN bits after the freeze mode request removal (see Section "Protocol Timing").</p> <p>0 FlexCAN not in Freeze Mode, prescaler running 1 FlexCAN in Freeze Mode, prescaler stopped</p>
23 SUPV	<p>Supervisor Mode</p> <p>This bit configures the FlexCAN to be either in Supervisor or User Mode. The registers affected by this bit are marked as S/U in the Access Type column of the module memory map. Reset value of this bit is '1', so the affected registers start with Supervisor access allowance only. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 FlexCAN is in User Mode. Affected registers allow both Supervisor and Unrestricted accesses. 1 FlexCAN is in Supervisor Mode. Affected registers allow only Supervisor access. Unrestricted access behaves as though the access was done to an unimplemented register location.</p>
22 SLFWAK	<p>Self Wake Up</p> <p>This bit enables the Self Wake Up feature when FlexCAN is in a low power mode other than Disable Mode. When this feature is enabled, the FlexCAN module monitors the bus for wake up event, that is, a recessive-to-dominant transition.</p> <p>If a wake up event is detected during Stop Mode, then FlexCAN generates, if enabled to do so, a Wake Up interrupt to the CPU so that it can exit Stop Mode globally and FlexCAN can request to resume the clocks.</p> <p>When FlexCAN is in a low power mode other than Disable Mode, this bit cannot be written as it is blocked by hardware.</p> <p>0 FlexCAN Self Wake Up feature is disabled. 1 FlexCAN Self Wake Up feature is enabled.</p>
21 WRNEN	<p>Warning Interrupt Enable</p> <p>When asserted, this bit enables the generation of the TWRNINT and RWRNINT flags in the Error and Status Register. If WRNEN is negated, the TWRNINT and RWRNINT flags will always be zero, independent of the values of the error counters, and no warning interrupt will ever be generated. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 TWRNINT and RWRNINT bits are zero, independent of the values in the error counters. 1 TWRNINT and RWRNINT bits are set when the respective error counter transitions from less than 96 to greater than or equal to 96.</p>
20 LPMACK	<p>Low Power Mode Acknowledge</p> <p>This read-only bit indicates that FlexCAN is in a low power mode (Disable Mode, Stop Mode). A low power mode can not be entered until all current transmission or reception processes have finished, so the CPU can poll the LPMACK bit to know when FlexCAN has actually entered low power mode.</p> <p><b>NOTE:</b> LPMACK will be asserted within 180 CAN bits from the low power mode request by the CPU, and negated within 2 CAN bits after the low power mode request removal (see Section "Protocol Timing").</p>

Table continues on the next page...

## CANx\_MCR field descriptions (continued)

Field	Description
	0 FlexCAN is not in a low power mode. 1 FlexCAN is in a low power mode.
19 Reserved	This field is reserved.
18 Reserved	This read-only field is reserved and always has the value zero.
17 SRXDIS	<p>Self Reception Disable</p> <p>This bit defines whether FlexCAN is allowed to receive frames transmitted by itself. If this bit is asserted, frames transmitted by the module will not be stored in any MB, regardless if the MB is programmed with an ID that matches the transmitted frame, and no interrupt flag or interrupt signal will be generated due to the frame reception. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 Self reception enabled 1 Self reception disabled</p>
16 IRMQ	<p>Individual Rx Masking and Queue Enable</p> <p>This bit indicates whether Rx matching process will be based either on individual masking and queue or on masking scheme with RXMGMASK, RX14MASK and RX15MASK, RXFGMASK. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 Individual Rx masking and queue feature are disabled. For backward compatibility, the reading of C/S word locks the MB even if it is EMPTY. 1 Individual Rx masking and queue feature are enabled.</p>
15–14 Reserved	This read-only field is reserved and always has the value zero.
13 LPRIOEN	<p>Local Priority Enable</p> <p>This bit is provided for backwards compatibility reasons. It controls whether the local priority feature is enabled or not. It is used to expand the ID used during the arbitration process. With this expanded ID concept, the arbitration process is done based on the full 32-bit word, but the actual transmitted ID still has 11-bit for standard frames and 29-bit for extended frames. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 Local Priority disabled 1 Local Priority enabled</p>
12 AEN	<p>Abort Enable</p> <p>This bit is supplied for backwards compatibility reasons. When asserted, it enables the Tx abort mechanism. This mechanism guarantees a safe procedure for aborting a pending transmission, so that no frame is sent in the CAN bus without notification. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p><b>NOTE:</b> When MCR[AEN] is asserted, only the abort mechanism (see Section "Transmission Abort Mechanism") must be used for updating Mailboxes configured for transmission.</p> <p><b>CAUTION:</b> Writing the Abort code into Rx Mailboxes can cause unpredictable results when the MCR[AEN] is asserted.</p>

*Table continues on the next page...*

## CANx\_MCR field descriptions (continued)

Field	Description
	0 Abort disabled 1 Abort enabled
11–10 Reserved	This read-only field is reserved and always has the value zero.
9–8 IDAM	ID Acceptance Mode  This 2-bit field identifies the format of the Rx FIFO ID Filter Table Elements. Note that all elements of the table are configured at the same time by this field (they are all the same format). See Section "Rx FIFO Structure". This field can only be written in Freeze mode as it is blocked by hardware in other modes.  00 Format A: One full ID (standard and extended) per ID Filter Table element. 01 Format B: Two full standard IDs or two partial 14-bit (standard and extended) IDs per ID Filter Table element. 10 Format C: Four partial 8-bit Standard IDs per ID Filter Table element. 11 Format D: All frames rejected.
7 Reserved	This read-only field is reserved and always has the value zero.
6–0 MAXMB	Number of the Last Message Buffer  This 7-bit field defines the number of the last Message Buffers that will take part in the matching and arbitration processes. The reset value (0x0F) is equivalent to 16 MB configuration. This field can only be written in Freeze Mode as it is blocked by hardware in other modes.  Number of the last MB = MAXMB  <b>NOTE:</b> MAXMB must be programmed with a value smaller than the parameter NUMBER_OF_MB, otherwise the number of the last effective Message Buffer will be: (NUMBER_OF_MB - 1)  Additionally, the value of MAXMB must encompass the FIFO size defined by CTRL2[RFFN]. MAXMB also impacts the definition of the minimum number of peripheral clocks per CAN bit as described in Table "Minimum Ratio Between Peripheral Clock Frequency and CAN Bit Rate" (in Section "Arbitration and Matching Timing").

### 54.3.3 Control 1 Register (CANx\_CTRL1)

This register is defined for specific FlexCAN control features related to the CAN bus, such as bit-rate, programmable sampling point within an Rx bit, Loop Back Mode, Listen-Only Mode, Bus Off recovery behavior and interrupt enabling (Bus-Off, Error, Warning). It also determines the Division Factor for the clock prescaler.

Addresses: CAN0\_CTRL1 is 4002\_4000h base + 4h offset = 4002\_4004h

CAN1\_CTRL1 is 400A\_4000h base + 4h offset = 400A\_4004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	PRESDIV								RJW		PSEG1			PSEG2		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	BOFFMSK	ERRMSK	CLKSRC	LPB	TWRNMSK	RWRNMSK	0		SMP	BOFFREC	TSYN	LBUF	LOM	PROPSEG		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### CANx\_CTRL1 field descriptions

Field	Description
31–24 PRESDIV	<p>Prescaler Division Factor</p> <p>This 8-bit field defines the ratio between the PE clock frequency and the Serial Clock (Sclock) frequency. The Sclock period defines the time quantum of the CAN protocol. For the reset value, the Sclock frequency is equal to the PE clock frequency. The Maximum value of this field is 0xFF, that gives a minimum Sclock frequency equal to the PE clock frequency divided by 256. See Section "Protocol Timing". This field can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p><math>\text{Sclock frequency} = \text{PE clock frequency} / (\text{PRESDIV} + 1)</math></p>
23–22 RJW	<p>Resync Jump Width</p> <p>This 2-bit field defines the maximum number of time quanta that a bit time can be changed by one re-synchronization. (One time quantum is equal to the Sclock period.) The valid programmable values are 0–3. This field can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p><math>\text{Resync Jump Width} = \text{RJW} + 1.</math></p>
21–19 PSEG1	<p>Phase Segment 1</p> <p>This 3-bit field defines the length of Phase Buffer Segment 1 in the bit time. The valid programmable values are 0–7. This field can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p><math>\text{Phase Buffer Segment 1} = (\text{PSEG1} + 1) \times \text{Time-Quanta}.</math></p>
18–16 PSEG2	<p>Phase Segment 2</p>

Table continues on the next page...

## CANx\_CTRL1 field descriptions (continued)

Field	Description
	This 3-bit field defines the length of Phase Buffer Segment 2 in the bit time. The valid programmable values are 1–7. This field can only be written in Freeze mode as it is blocked by hardware in other modes. Phase Buffer Segment 2 = (PSEG2 + 1) x Time-Quanta.
15 BOFFMSK	Bus Off Mask  This bit provides a mask for the Bus Off Interrupt.  0 Bus Off interrupt disabled 1 Bus Off interrupt enabled
14 ERRMSK	Error Mask  This bit provides a mask for the Error Interrupt.  0 Error interrupt disabled 1 Error interrupt enabled
13 CLKSRC	CAN Engine Clock Source  This bit selects the clock source to the CAN Protocol Engine (PE) to be either the peripheral clock (driven by the PLL) or the crystal oscillator clock. The selected clock is the one fed to the prescaler to generate the Serial Clock (Sclck). In order to guarantee reliable operation, this bit can only be written in Disable mode as it is blocked by hardware in other modes. See Section "Protocol Timing".  0 The CAN engine clock source is the oscillator clock. Under this condition, the oscillator clock frequency must be lower than the bus clock. 1 The CAN engine clock source is the peripheral clock.
12 LPB	Loop Back Mode  This bit configures FlexCAN to operate in Loop-Back Mode. In this mode, FlexCAN performs an internal loop back that can be used for self test operation. The bit stream output of the transmitter is fed back internally to the receiver input. The Rx CAN input pin is ignored and the Tx CAN output goes to the recessive state (logic '1'). FlexCAN behaves as it normally does when transmitting, and treats its own transmitted message as a message received from a remote node. In this mode, FlexCAN ignores the bit sent during the ACK slot in the CAN frame acknowledge field, generating an internal acknowledge bit to ensure proper reception of its own message. Both transmit and receive interrupts are generated. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.  <b>NOTE:</b> In this mode, the MCR[SRXDIS] cannot be asserted because this will impede the self reception of a transmitted message.  0 Loop Back disabled 1 Loop Back enabled
11 TWRNMSK	Tx Warning Interrupt Mask  This bit provides a mask for the Tx Warning Interrupt associated with the TWRNINT flag in the Error and Status Register. This bit is read as zero when MCR[WRNEN] bit is negated. This bit can only be written if MCR[WRNEN] bit is asserted.  0 Tx Warning Interrupt disabled 1 Tx Warning Interrupt enabled
10 RWRNMSK	Rx Warning Interrupt Mask

Table continues on the next page...

## CANx\_CTRL1 field descriptions (continued)

Field	Description
	<p>This bit provides a mask for the Rx Warning Interrupt associated with the RWRNINT flag in the Error and Status Register. This bit is read as zero when MCR[WRNEN] bit is negated. This bit can only be written if MCR[WRNEN] bit is asserted.</p> <p>0 Rx Warning Interrupt disabled 1 Rx Warning Interrupt enabled</p>
9–8 Reserved	This read-only field is reserved and always has the value zero.
7 SMP	<p>CAN Bit Sampling</p> <p>This bit defines the sampling mode of CAN bits at the Rx input. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 Just one sample is used to determine the bit value. 1 Three samples are used to determine the value of the received bit: the regular one (sample point) and 2 preceding samples; a majority rule is used.</p>
6 BOFFREC	<p>Bus Off Recovery</p> <p>This bit defines how FlexCAN recovers from Bus Off state. If this bit is negated, automatic recovering from Bus Off state occurs according to the CAN Specification 2.0B. If the bit is asserted, automatic recovering from Bus Off is disabled and the module remains in Bus Off state until the bit is negated by the user. If the negation occurs before 128 sequences of 11 recessive bits are detected on the CAN bus, then Bus Off recovery happens as if the BOFFREC bit had never been asserted. If the negation occurs after 128 sequences of 11 recessive bits occurred, then FlexCAN will re-synchronize to the bus by waiting for 11 recessive bits before joining the bus. After negation, the BOFFREC bit can be re-asserted again during Bus Off, but it will only be effective the next time the module enters Bus Off. If BOFFREC was negated when the module entered Bus Off, asserting it during Bus Off will not be effective for the current Bus Off recovery.</p> <p>0 Automatic recovering from Bus Off state enabled, according to CAN Spec 2.0 part B 1 Automatic recovering from Bus Off state disabled</p>
5 TSYN	<p>Timer Sync</p> <p>This bit enables a mechanism that resets the free-running timer each time a message is received in Message Buffer 0. This feature provides means to synchronize multiple FlexCAN stations with a special “SYNC” message (i.e., global network time). If the RFEN bit in MCR is set (Rx FIFO enabled), the first available Mailbox, according to CTRL2[RFFN] setting, is used for timer synchronization instead of MB0. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 Timer Sync feature disabled 1 Timer Sync feature enabled</p>
4 LBUF	<p>Lowest Buffer Transmitted First</p> <p>This bit defines the ordering mechanism for Message Buffer transmission. When asserted, the LPRIEN bit does not affect the priority arbitration. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 Buffer with highest priority is transmitted first. 1 Lowest number buffer is transmitted first.</p>
3 LOM	Listen-Only Mode

Table continues on the next page...

## CANx\_CTRL1 field descriptions (continued)

Field	Description
	<p>This bit configures FlexCAN to operate in Listen-Only Mode. In this mode, transmission is disabled, all error counters are frozen and the module operates in a CAN Error Passive mode. Only messages acknowledged by another CAN station will be received. If FlexCAN detects a message that has not been acknowledged, it will flag a BIT0 error (without changing the REC), as if it was trying to acknowledge the message.</p> <p>Listen-Only Mode acknowledgement can be obtained by the state of ESR1[FLTCONF] field which is Passive Error when Listen-Only Mode is entered. There can be some delay between the Listen-Only Mode request and acknowledge.</p> <p>This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 Listen-Only Mode is deactivated. 1 FlexCAN module operates in Listen-Only Mode.</p>
2-0 PROPSEG	<p>Propagation Segment</p> <p>This 3-bit field defines the length of the Propagation Segment in the bit time. The valid programmable values are 0-7. This field can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>Propagation Segment Time = (PROPSEG + 1) * Time-Quanta. Time-Quantum = one Sclck period.</p>

### 54.3.4 Free Running Timer (CANx\_TIMER)

This register represents a 16-bit free running counter that can be read and written by the CPU. The timer starts from 0x0 after Reset, counts linearly to 0xFFFF, and wraps around.

The timer is clocked by the FlexCAN bit-clock (which defines the baud rate on the CAN bus). During a message transmission/reception, it increments by one for each bit that is received or transmitted. When there is no message on the bus, it counts using the previously programmed baud rate. The timer is not incremented during Disable, Stop and Freeze Modes.

The timer value is captured when the second bit of the identifier field of any frame is on the CAN bus. This captured value is written into the Time Stamp entry in a message buffer after a successful reception or transmission of a message.

If bit CTRL1[TSYN] is asserted the Timer is reset whenever a message is received in the first available Mailbox, according to CTRL2[RFFN] setting.

The CPU can write to this register anytime. However, if the write occurs at the same time that the Timer is being reset by a reception in the first Mailbox, then the write value is discarded.

Reading this register affects the Mailbox Unlocking procedure; see Section "Message Buffer Lock Mechanism".

Addresses: CAN0\_TIMER is 4002\_4000h base + 8h offset = 4002\_4008h

CAN1\_TIMER is 400A\_4000h base + 8h offset = 400A\_4008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																TIMER															
W	0																0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CANx\_TIMER field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 TIMER	Timer value Contains the free-running counter value.

## 54.3.5 Rx Mailboxes Global Mask Register (CANx\_RXMGMASK)

This register is located in RAM.

RXMGMASK is provided for legacy support.

- When the MCR[IRMQ] bit is negated, RXMGMASK is always in effect.
- When the MCR[IRMQ] bit is asserted, RXMGMASK has no effect.

RXMGMASK is used to mask the filter fields of all Rx MBs, excluding MBs 14-15, which have individual mask registers.

This register can only be written in Freeze mode as it is blocked by hardware in other modes.

Addresses: CAN0\_RXMGMASK is 4002\_4000h base + 10h offset = 4002\_4010h

CAN1\_RXMGMASK is 400A\_4000h base + 10h offset = 400A\_4010h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MG[31:0]																															
W	0																															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### CANx\_RXMGMASK field descriptions

Field	Description
31–0 MG[31:0]	Rx Mailboxes Global Mask Bits

### CANx\_RXMGMASK field descriptions (continued)

Field	Description						
	These bits mask the Mailbox filter bits. Note that the alignment with the ID word of the Mailbox is not perfect as the two most significant MG bits affect the fields RTR and IDE, which are located in the Control and Status word of the Mailbox. The following table shows in detail which MG bits mask each Mailbox filter field.						
	<b>SMB[RTR]<sup>1</sup></b>	<b>CTRL2[RRS]</b>	<b>CTRL2[EACEN]</b>	<b>Mailbox filter fields</b>			
			<b>N]</b>	<b>MB[RTR]</b>	<b>MB[IDE]</b>	<b>MB[ID]</b>	<b>Reserved</b>
	0	-	0	note <sup>2</sup>	note <sup>3</sup>	MG[28:0]	MG[31:29]
	0	-	1	MG[31]	MG[30]	MG[28:0]	MG[29]
	1	0	-	-	-	-	MG[31:0]
	1	1	0	-	-	MG[28:0]	MG[31:29]
	1	1	1	MG[31]	MG[30]	MG[28:0]	MG[29]
	1. RTR bit of the Incoming Frame. It is saved into an auxiliary MB called Rx Serial Message Buffer (Rx SMB). 2. If the CTRL2[EACEN] bit is negated, the RTR bit of Mailbox is never compared with the RTR bit of the incoming frame. 3. If the CTRL2[EACEN] bit is negated, the IDE bit of Mailbox is always compared with the IDE bit of the incoming frame.						
	0 The corresponding bit in the filter is "don't care." 1 The corresponding bit in the filter is checked.						

1. RTR bit of the Incoming Frame. It is saved into an auxiliary MB called Rx Serial Message Buffer (Rx SMB).
2. If the CTRL2[EACEN] bit is negated, the RTR bit of Mailbox is never compared with the RTR bit of the incoming frame.
3. If the CTRL2[EACEN] bit is negated, the IDE bit of Mailbox is always compared with the IDE bit of the incoming frame.

### 54.3.6 Rx 14 Mask Register (CANx\_RX14MASK)


This register is located in RAM.

RX14MASK is provided for legacy support. When the MCR[IRMQ] bit is asserted, RX14MASK has no effect.

RX14MASK is used to mask the filter fields of Message Buffer 14.

This register can only be programmed while the module is in Freeze Mode as it is blocked by hardware in other modes.

Addresses: CAN0\_RX14MASK is 4002\_4000h base + 14h offset = 4002\_4014h  
 CAN1\_RX14MASK is 400A\_4000h base + 14h offset = 400A\_4014h



### CANx\_RX14MASK field descriptions

Field	Description
31–0 RX14M[31:0]	<p>Rx Buffer 14 Mask Bits</p> <p>Each mask bit masks the corresponding Mailbox 14 filter field in the same way that RXMGMASK masks other Mailboxes' filters. See the description of the CAN_RXMGMASK register.</p> <p>0 The corresponding bit in the filter is "don't care." 1 The corresponding bit in the filter is checked.</p>

### 54.3.7 Rx 15 Mask Register (CANx\_RX15MASK)

This register is located in RAM.


RX15MASK is provided for legacy support. When the MCR[IRMQ] bit is asserted, RX15MASK has no effect.

RX15MASK is used to mask the filter fields of Message Buffer 15.

This register can only be programmed while the module is in Freeze Mode as it is blocked by hardware in other modes.

Addresses: CAN0\_RX15MASK is 4002\_4000h base + 18h offset = 4002\_4018h

CAN1\_RX15MASK is 400A\_4000h base + 18h offset = 400A\_4018h



### CANx\_RX15MASK field descriptions

Field	Description
31–0 RX15M[31:0]	<p>Rx Buffer 15 Mask Bits</p> <p>Each mask bit masks the corresponding Mailbox 15 filter field in the same way that RXMGMASK masks other Mailboxes' filters. See the description of the CAN_RXMGMASK register.</p> <p>0 The corresponding bit in the filter is "don't care." 1 The corresponding bit in the filter is checked.</p>

### 54.3.8 Error Counter (CANx\_ECR)

This register has two 8-bit fields reflecting the value of two FlexCAN error counters: Transmit Error Counter (TXERRCNT field) and Receive Error Counter (RXERRCNT field). The rules for increasing and decreasing these counters are described in the CAN protocol and are completely implemented in the FlexCAN module. Both counters are read-only except in Freeze Mode, where they can be written by the CPU.

FlexCAN responds to any bus state as described in the protocol, e.g. transmit 'Error Active' or 'Error Passive' flag, delay its transmission start time ('Error Passive') and avoid any influence on the bus when in 'Bus Off' state. The following are the basic rules for FlexCAN bus state transitions.

- If the value of TXERRCNT or RXERRCNT increases to be greater than or equal to 128, the FLTCONF field in the Error and Status Register is updated to reflect 'Error Passive' state.
- If the FlexCAN state is 'Error Passive', and either TXERRCNT or RXERRCNT decrements to a value less than or equal to 127 while the other already satisfies this condition, the FLTCONF field in the Error and Status Register is updated to reflect 'Error Active' state.
- If the value of TXERRCNT increases to be greater than 255, the FLTCONF field in the Error and Status Register is updated to reflect 'Bus Off' state, and an interrupt may be issued. The value of TXERRCNT is then reset to zero.
- If FlexCAN is in 'Bus Off' state, then TXERRCNT is cascaded together with another internal counter to count the 128th occurrences of 11 consecutive recessive bits on the bus. Hence, TXERRCNT is reset to zero and counts in a manner where the internal counter counts 11 such bits and then wraps around while incrementing the TXERRCNT. When TXERRCNT reaches the value of 128, the FLTCONF field in the Error and Status Register is updated to be 'Error Active' and both error counters are reset to zero. At any instance of dominant bit following a stream of less than 11 consecutive recessive bits, the internal counter resets itself to zero without affecting the TXERRCNT value.
- If during system start-up, only one node is operating, then its TXERRCNT increases in each message it is trying to transmit, as a result of acknowledge errors (indicated by the ACKERR bit in the Error and Status Register). After the transition to 'Error Passive' state, the TXERRCNT does not increment anymore by acknowledge errors. Therefore the device never goes to the 'Bus Off' state.
- If the RXERRCNT increases to a value greater than 127, it is not incremented further, even if more errors are detected while being a receiver. At the next successful message reception, the counter is set to a value between 119 and 127 to resume to 'Error Active' state.

Addresses: CAN0\_ECR is 4002\_4000h base + 1Ch offset = 4002\_401Ch

CAN1\_ECR is 400A\_4000h base + 1Ch offset = 400A\_401Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																RXERRCNT						TXERRCNT									
W	0																0						0									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CANx\_ECR field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–8 RXERRCNT	Receive Error Counter
7–0 TXERRCNT	Transmit Error Counter

## 54.3.9 Error and Status 1 Register (CANx\_ESR1)

This register reflects various error conditions, some general status of the device and it is the source of interrupts to the CPU.

The CPU read action clears bits 15-10, therefore the reported error conditions (bits 15-10) are those that occurred since the last time the CPU read this register. Bits 9-3 are status bits.

The following table shows the FlexCAN state variables and their meanings. Other combinations not shown in the table are reserved.

SYNCH	IDLE	TX	RX	FlexCAN State
0	0	0	0	Not synchronized to CAN bus
1	1	x	x	Idle
1	0	1	0	Transmitting
1	0	0	1	Receiving

## Memory Map/Register Definition

Addresses: CAN0\_ESR1 is 4002\_4000h base + 20h offset = 4002\_4020h

CAN1\_ESR1 is 400A\_4000h base + 20h offset = 400A\_4020h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
R	0													SYNCH	TWRNINT	RWRNINT	
W															w1c	w1c	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	BIT1ERR	BIT0ERR	ACKERR	CRCERR	FRMERR	STFERR	TXWRN	RXWRN	IDLE	TX	FLTCONF	RX	BOFFINT	ERRINT	WAKINT		
W													w1c	w1c	w1c		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

### CANx\_ESR1 field descriptions

Field	Description
31–19 Reserved	This read-only field is reserved and always has the value zero.
18 SYNCH	<p>CAN Synchronization Status</p> <p>This read-only flag indicates whether the FlexCAN is synchronized to the CAN bus and able to participate in the communication process. It is set and cleared by the FlexCAN. See the table in the overall CAN_ESR1 register description.</p> <p>0 FlexCAN is not synchronized to the CAN bus. 1 FlexCAN is synchronized to the CAN bus.</p>
17 TWRNINT	<p>Tx Warning Interrupt Flag</p> <p>If the WRNEN bit in MCR is asserted, the TWRNINT bit is set when the TXWRN flag transitions from '0' to '1', meaning that the Tx error counter reached 96. If the corresponding mask bit in the Control Register (TWRNMSK) is set, an interrupt is generated to the CPU. This bit is cleared by writing it to '1'. When WRNEN is negated, this flag is masked. CPU must clear this flag before disabling the bit. Otherwise it will be set when the WRNEN is set again. Writing '0' has no effect. This flag is not generated during "Bus Off" state. This bit is not updated during Freeze mode.</p> <p>0 No such occurrence 1 The Tx error counter transitioned from less than 96 to greater than or equal to 96.</p>
16 RWRNINT	<p>Rx Warning Interrupt Flag</p> <p>If the WRNEN bit in MCR is asserted, the RWRNINT bit is set when the RXWRN flag transitions from '0' to '1', meaning that the Rx error counters reached 96. If the corresponding mask bit in the Control Register (RWRNMSK) is set, an interrupt is generated to the CPU. This bit is cleared by writing it to '1'. When WRNEN is negated, this flag is masked. CPU must clear this flag before disabling the bit.</p>

Table continues on the next page...

## CANx\_ESR1 field descriptions (continued)

Field	Description
	<p>Otherwise it will be set when the WRNEN is set again. Writing '0' has no effect. This bit is not updated during Freeze mode.</p> <p>0 No such occurrence 1 The Rx error counter transitioned from less than 96 to greater than or equal to 96.</p>
15 BIT1ERR	<p>Bit1 Error</p> <p>This bit indicates when an inconsistency occurs between the transmitted and the received bit in a message.</p> <p><b>NOTE:</b> This bit is not set by a transmitter in case of arbitration field or ACK slot, or in case of a node sending a passive error flag that detects dominant bits.</p> <p>0 No such occurrence 1 At least one bit sent as recessive is received as dominant.</p>
14 BIT0ERR	<p>Bit0 Error</p> <p>This bit indicates when an inconsistency occurs between the transmitted and the received bit in a message.</p> <p>0 No such occurrence 1 At least one bit sent as dominant is received as recessive.</p>
13 ACKERR	<p>Acknowledge Error</p> <p>This bit indicates that an Acknowledge Error has been detected by the transmitter node, i.e., a dominant bit has not been detected during the ACK SLOT.</p> <p>0 No such occurrence 1 An ACK error occurred since last read of this register.</p>
12 CRCERR	<p>Cyclic Redundancy Check Error</p> <p>This bit indicates that a CRC Error has been detected by the receiver node, i.e., the calculated CRC is different from the received.</p> <p>0 No such occurrence 1 A CRC error occurred since last read of this register.</p>
11 FRMERR	<p>Form Error</p> <p>This bit indicates that a Form Error has been detected by the receiver node, i.e., a fixed-form bit field contains at least one illegal bit.</p> <p>0 No such occurrence 1 A Form Error occurred since last read of this register.</p>
10 STFERR	<p>Stuffing Error</p> <p>This bit indicates that a Stuffing Error has been detected.</p> <p>0 No such occurrence 1 A Stuffing Error occurred since last read of this register.</p>
9 TXWRN	<p>TX Error Warning</p>

Table continues on the next page...

**CANx\_ESR1 field descriptions (continued)**

Field	Description
	<p>This bit indicates when repetitive errors are occurring during message transmission. This bit is not updated during Freeze mode.</p> <p>0 No such occurrence 1 TXERRCNT is greater than or equal to 96.</p>
8 RXWRN	<p>Rx Error Warning</p> <p>This bit indicates when repetitive errors are occurring during message reception. This bit is not updated during Freeze mode.</p> <p>0 No such occurrence 1 RXERRCNT is greater than or equal to 96.</p>
7 IDLE	<p>This bit indicates when CAN bus is in IDLE state. See the table in the overall CAN_ESR1 register description.</p> <p>0 No such occurrence 1 CAN bus is now IDLE.</p>
6 TX	<p>FlexCAN in Transmission</p> <p>This bit indicates if FlexCAN is transmitting a message. See the table in the overall CAN_ESR1 register description.</p> <p>0 FlexCAN is not transmitting a message. 1 FlexCAN is transmitting a message.</p>
5-4 FLTCONF	<p>Fault Confinement State</p> <p>This 2-bit field indicates the Confinement State of the FlexCAN module.</p> <p>If the LOM bit in the Control Register is asserted, after some delay that depends on the CAN bit timing the FLTCONF field will indicate "Error Passive". The very same delay affects the way how FLTCONF reflects an update to ECR register by the CPU. It may be necessary up to one CAN bit time to get them coherent again.</p> <p>Since the Control Register is not affected by soft reset, the FLTCONF field will not be affected by soft reset if the LOM bit is asserted.</p> <p>00 Error Active 01 Error Passive 1x Bus Off</p>
3 RX	<p>FlexCAN in Reception</p> <p>This bit indicates if FlexCAN is receiving a message. See the table in the overall CAN_ESR1 register description.</p> <p>0 FlexCAN is not receiving a message. 1 FlexCAN is receiving a message.</p>
2 BOFFINT	<p>'Bus Off' Interrupt</p> <p>This bit is set when FlexCAN enters 'Bus Off' state. If the corresponding mask bit in the Control Register (BOFFMSK) is set, an interrupt is generated to the CPU. This bit is cleared by writing it to '1'. Writing '0' has no effect.</p>

*Table continues on the next page...*

## CANx\_ESR1 field descriptions (continued)


Field	Description
	0 No such occurrence 1 FlexCAN module entered 'Bus Off' state
1 ERRINT	<p>Error Interrupt</p> <p>This bit indicates that at least one of the Error Bits (bits 15-10) is set. If the corresponding mask bit CTRL1[ERRMSK] is set, an interrupt is generated to the CPU. This bit is cleared by writing it to '1'. Writing '0' has no effect.</p> <p>0 No such occurrence 1 Indicates setting of any Error Bit in the Error and Status Register</p>
0 WAKINT	<p>Wake-Up Interrupt</p> <p>This field applies when FlexCAN is in low power mode:</p> <ul style="list-style-type: none"> <li>Stop Mode</li> </ul> <p>When a recessive-to-dominant transition is detected on the CAN bus and if the MCR[WAKMSK] bit is set, an interrupt is generated to the CPU. This bit is cleared by writing it to '1'.</p> <p>When MCR[SLFWAK] is negated, this flag is masked. The CPU must clear this flag before disabling the bit. Otherwise it will be set when the SLFWAK is set again. Writing '0' has no effect.</p> <p>0 No such occurrence 1 Indicates a recessive to dominant transition was received on the CAN bus</p>

## 54.3.10 Interrupt Masks 2 Register (CANx\_IMASK2)

This register allows any number of a range of 32 Message Buffer Interrupts to be enabled or disabled. It contains one interrupt mask bit per buffer, enabling the CPU to determine which buffer generates an interrupt after a successful transmission or reception (i.e. when the corresponding IFLAG2 bit is set).

Addresses: CAN0\_IMASK2 is 4002\_4000h base + 24h offset = 4002\_4024h

CAN1\_IMASK2 is 400A\_4000h base + 24h offset = 400A\_4024h



## CANx\_IMASK2 field descriptions

Field	Description
31–0 BUFHM	<p>Buffer MB<sub>i</sub> Mask</p> <p>Each bit enables or disables the corresponding FlexCAN Message Buffer Interrupt.</p>

**CANx\_IMASK2 field descriptions (continued)**


Field	Description
	<p><b>NOTE:</b> Setting or clearing a bit in the IMASK2 Register can assert or negate an interrupt request, if the corresponding IFLAG2 bit is set.</p> <p>0 The corresponding buffer Interrupt is disabled.                      1 The corresponding buffer Interrupt is enabled.</p>

**54.3.11 Interrupt Masks 1 Register (CANx\_IMASK1)**

This register allows any number of a range of 32 Message Buffer Interrupts to be enabled or disabled. It contains one interrupt mask bit per buffer, enabling the CPU to determine which buffer generates an interrupt after a successful transmission or reception (i.e. when the corresponding IFLAG1 bit is set).

Addresses: CAN0\_IMASK1 is 4002\_4000h base + 28h offset = 4002\_4028h

CAN1\_IMASK1 is 400A\_4000h base + 28h offset = 400A\_4028h



**CANx\_IMASK1 field descriptions**

Field	Description
31–0 BUFLM	<p>Buffer MB<sub>i</sub> Mask</p> <p>Each bit enables or disables the corresponding FlexCAN Message Buffer Interrupt.</p> <p><b>NOTE:</b> Setting or clearing a bit in the IMASK1 Register can assert or negate an interrupt request, if the corresponding IFLAG1 bit is set.</p> <p>0 The corresponding buffer Interrupt is disabled.                      1 The corresponding buffer Interrupt is enabled.</p>


**54.3.12 Interrupt Flags 2 Register (CANx\_IFLAG2)**

This register defines the flags for 32 Message Buffer interrupts. It contains one interrupt flag bit per buffer. Each successful transmission or reception sets the corresponding IFLAG2 bit. If the corresponding IMASK2 bit is set, an interrupt will be generated. The interrupt flag must be cleared by writing 1 to it. Writing 0 has no effect.

Before updating MCR[MAXMB] field, CPU must service the IFLAG2 bits whose MB value is greater than the MCR[MAXMB] to be updated; otherwise, they will remain set and be inconsistent with the amount of MBs available.

Addresses: CAN0\_IFLAG2 is 4002\_4000h base + 2Ch offset = 4002\_402Ch

CAN1\_IFLAG2 is 400A\_4000h base + 2Ch offset = 400A\_402Ch



### CANx\_IFLAG2 field descriptions

Field	Description
31–0 BUFHI	<p>Buffer MB; Interrupt</p> <p>Each bit flags the corresponding FlexCAN Message Buffer interrupt.</p> <p>0 The corresponding buffer has no occurrence of successfully completed transmission or reception.</p> <p>1 The corresponding buffer has successfully completed transmission or reception.</p>

### 54.3.13 Interrupt Flags 1 Register (CANx\_IFLAG1)

This register defines the flags for 32 Message Buffer interrupts. It contains one interrupt flag bit per buffer. Each successful transmission or reception sets the corresponding IFLAG1 bit. If the corresponding IMASK1 bit is set, an interrupt will be generated. The interrupt flag must be cleared by writing 1 to it. Writing 0 has no effect.

The BUF7I to BUF5I flags are also used to represent FIFO interrupts when the Rx FIFO is enabled. When the bit MCR[RFEN] is set the function of the 8 least significant interrupt flags BUF[7:0]I changes: BUF7I, BUF6I and BUF5I indicate operating conditions of the FIFO, and BUF4TO0I are reserved.

Before enabling the RFEN, the CPU must service the IFLAG bits asserted in the Rx FIFO region; see Section "Rx FIFO". Otherwise, these IFLAG bits will mistakenly show the related MBs now belonging to FIFO as having contents to be serviced. When the RFEN bit is negated, the FIFO flags must be cleared. The same care must be taken when an RFFN value is selected extending Rx FIFO filters beyond MB7. For example, when RFFN is 0x8, the MB0-23 range is occupied by Rx FIFO filters and related IFLAG bits must be cleared.

Before updating MCR[MAXMB] field, CPU must service the IFLAG1 bits whose MB value is greater than the MCR[MAXMB] to be updated; otherwise, they will remain set and be inconsistent with the amount of MBs available.

## Memory Map/Register Definition

Addresses: CAN0\_IFLAG1 is 4002\_4000h base + 30h offset = 4002\_4030h

CAN1\_IFLAG1 is 400A\_4000h base + 30h offset = 400A\_4030h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	BUF31TO8I[bit 8]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	BUF31TO8I[7:0]								BUF7I	BUF6I	BUF5I	BUF4TO0I				
W	w1c								w1c	w1c	w1c	w1c				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CANx\_IFLAG1 field descriptions

Field	Description
31–8 BUF31TO8I	<p>Buffer MB<sub>i</sub> Interrupt</p> <p>Each bit flags the corresponding FlexCAN Message Buffer interrupt.</p> <p>0 The corresponding buffer has no occurrence of successfully completed transmission or reception. 1 The corresponding buffer has successfully completed transmission or reception.</p>
7 BUF7I	<p>Buffer MB7 Interrupt or "Rx FIFO Overflow"</p> <p>When the RFEN bit in the MCR is cleared (Rx FIFO disabled), this bit flags the interrupt for MB7.</p> <p><b>NOTE:</b> This flag is cleared by the FlexCAN whenever the bit MCR[RFEN] is changed by CPU writes. The BUF7I flag represents "Rx FIFO Overflow" when MCR[RFEN] is set. In this case, the flag indicates that a message was lost because the Rx FIFO is full. Note that the flag will not be asserted when the Rx FIFO is full and the message was captured by a Mailbox.</p> <p>0 No occurrence of MB7 completing transmission/reception (when MCR[RFEN]=0) or of Rx FIFO overflow (when MCR[RFEN]=1) 1 MB7 completed transmission/reception (when MCR[RFEN]=0) or Rx FIFO overflow (when MCR[RFEN]=1)</p>
6 BUF6I	<p>Buffer MB6 Interrupt or "Rx FIFO Warning"</p> <p>When the RFEN bit in the MCR is cleared (Rx FIFO disabled), this bit flags the interrupt for MB6.</p> <p><b>NOTE:</b> This flag is cleared by the FlexCAN whenever the bit MCR[RFEN] is changed by CPU writes. The BUF6I flag represents "Rx FIFO Warning" when MCR[RFEN] is set. In this case, the flag indicates when the number of unread messages within the Rx FIFO is increased to 5 from 4 due to the reception of a new one, meaning that the Rx FIFO is almost full. Note that if the flag is cleared while the number of unread messages is greater than 4, it does not assert again until the number of unread messages within the Rx FIFO is decreased to be equal to or less than 4.</p>

Table continues on the next page...

## CANx\_IFLAG1 field descriptions (continued)

Field	Description
	<p>0 No occurrence of MB6 completing transmission/reception (when MCR[RFEN]=0) or of Rx FIFO almost full (when MCR[RFEN]=1)</p> <p>1 MB6 completed transmission/reception (when MCR[RFEN]=0) or Rx FIFO almost full (when MCR[RFEN]=1)</p>
5 BUF5I	<p>Buffer MB5 Interrupt or "Frames available in Rx FIFO"</p> <p>When the RFEN bit in the MCR is cleared (Rx FIFO disabled), this bit flags the interrupt for MB5.</p> <p><b>NOTE:</b> This flag is cleared by the FlexCAN whenever the bit MCR[RFEN] is changed by CPU writes.</p> <p>The BUF5I flag represents "Frames available in Rx FIFO" when MCR[RFEN] is set. In this case, the flag indicates that at least one frame is available to be read from the Rx FIFO.</p> <p>0 No occurrence of MB5 completing transmission/reception (when MCR[RFEN]=0) or of frame(s) available in the Rx FIFO (when MCR[RFEN]=1)</p> <p>1 MB5 completed transmission/reception (when MCR[RFEN]=0) or frame(s) available in the Rx FIFO (when MCR[RFEN]=1)</p>
4–0 BUF4TO0I	<p>Buffer MB<sub>i</sub> Interrupt or "reserved"</p> <p>When the RFEN bit in the MCR is cleared (Rx FIFO disabled), these bits flag the interrupts for MB4 to MB0.</p> <p><b>NOTE:</b> These flags are cleared by the FlexCAN whenever the bit MCR[RFEN] is changed by CPU writes.</p> <p>The BUF4TO0I flags are reserved when MCR[RFEN] is set.</p> <p>0 The corresponding buffer has no occurrence of successfully completed transmission or reception (when MCR[RFEN]=0).</p> <p>1 The corresponding buffer has successfully completed transmission or reception (when MCR[RFEN]=0).</p>

### 54.3.14 Control 2 Register (CANx\_CTRL2)

This register contains control bits for CAN errors, FIFO features, and mode selection.

Addresses: CAN0\_CTRL2 is 4002\_4000h base + 34h offset = 4002\_4034h

CAN1\_CTRL2 is 400A\_4000h base + 34h offset = 400A\_4034h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R		0		WRMFRZ										MRP	RRS	EACEN
W	0															
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### CANx\_CTRL2 field descriptions

Field	Description
31 Reserved	This field is reserved.
30–29 Reserved	This read-only field is reserved and always has the value zero.
28 WRMFRZ	Write-Access to Memory in Freeze mode  Enable unrestricted write access to FlexCAN memory in Freeze mode. This bit can only be written in Freeze mode and has no effect out of Freeze mode.  0 Maintain the write access restrictions. 1 Enable unrestricted write access to FlexCAN memory.
27–24 RFFN	Number of Rx FIFO Filters  This 4-bit field defines the number of Rx FIFO filters, as shown in the following table. The maximum selectable number of filters is determined by the MCU. This field can only be written in Freeze mode as it is blocked by hardware in other modes. This field must not be programmed with values that make the number of Message Buffers occupied by Rx FIFO and ID Filter exceed the number of Mailboxes present, defined by MCR[MAXMB].  <b>NOTE:</b> Each group of eight filters occupies a memory space equivalent to two Message Buffers which means that the more filters are implemented the less Mailboxes will be available.  Considering that the Rx FIFO occupies the memory space originally reserved for MB0-5, RFFN should be programmed with a value corresponding to a number of filters not greater than the number of available memory words which can be calculated as follows:  (SETUP_MB - 6) x 4  where SETUP_MB is the least between NUMBER_OF_MB and MAXMB.

Table continues on the next page...

## CANx\_CTRL2 field descriptions (continued)

Field	Description					
	<p>The number of remaining Mailboxes available will be:            (SETUP_MB - 8) - (RFFN x 2)</p> <p>If the Number of Rx FIFO Filters programmed through RFFN exceeds the SETUP_MB value (memory space available) the exceeding ones will not be functional.</p>					
	<b>RFFN[3:0]</b>	<b>Number of Rx FIFO filters</b>	<b>Message Buffers occupied by Rx FIFO and ID Filter Table</b>	<b>Remaining Available Mailboxes<sup>1</sup></b>	<b>Rx FIFO ID Filter Table Elements Affected by Rx Individual Masks<sup>2</sup></b>	<b>Rx FIFO ID Filter Table Elements Affected by Rx FIFO Global Mask<sup>2</sup></b>
	0x0	8	MB 0-7	MB 8-63	Elements 0-7	none
	0x1	16	MB 0-9	MB 10-63	Elements 0-9	Elements 10-15
	0x2	24	MB 0-11	MB 12-63	Elements 0-11	Elements 12-23
	0x3	32	MB 0-13	MB 14-63	Elements 0-13	Elements 14-31
	0x4	40	MB 0-15	MB 16-63	Elements 0-15	Elements 16-39
	0x5	48	MB 0-17	MB 18-63	Elements 0-17	Elements 18-47
	0x6	56	MB 0-19	MB 20-63	Elements 0-19	Elements 20-55
	0x7	64	MB 0-21	MB 22-63	Elements 0-21	Elements 22-63
	0x8	72	MB 0-23	MB 24-63	Elements 0-23	Elements 24-71
	0x9	80	MB 0-25	MB 26-63	Elements 0-25	Elements 26-79
	0xA	88	MB 0-27	MB 28-63	Elements 0-27	Elements 28-87
	0xB	96	MB 0-29	MB 30-63	Elements 0-29	Elements 30-95
	0xC	104	MB 0-31	MB 32-63	Elements 0-31	Elements 32-103
	0xD	112	MB 0-33	MB 34-63	Elements 0-31	Elements 32-111
	0xE	120	MB 0-35	MB 36-63	Elements 0-31	Elements 32-119
	0xF	128	MB 0-37	MB 38-63	Elements 0-31	Elements 32-127
	<p>1. The number of the last remaining available mailboxes is defined by the least value between the parameter NUMBER_OF_MB minus 1 and the MCR[MAXMB] field.</p> <p>2. If Rx Individual Mask Registers are not enabled then all Rx FIFO filters are affected by the Rx FIFO Global Mask.</p>					
23–19 TASD	<p><b>Tx Arbitration Start Delay</b>            This 5-bit field indicates how many CAN bits the Tx arbitration process start point can be delayed from the first bit of CRC field on CAN bus. This field can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>This field is useful to optimize the transmit performance based on factors such as: peripheral/serial clock ratio, CAN bit timing and number of MBs. The duration of an arbitration process, in terms of CAN bits, is directly proportional to the number of available MBs and CAN baud rate and inversely proportional to the peripheral clock frequency.</p> <p>The optimal arbitration timing is that in which the last MB is scanned right before the first bit of the Intermission field of a CAN frame. Therefore, if there are few MBs and the system/serial clock ratio is high and the CAN baud rate is low then the arbitration can be delayed and vice-versa.</p>					

*Table continues on the next page...*

## CANx\_CTRL2 field descriptions (continued)

Field	Description
	<p>If T ASD is 0 then the arbitration start is not delayed, thus the CPU has less time to configure a Tx MB for the next arbitration, but more time is reserved for arbitration. In the other hand, if T ASD is 24 then the CPU can configure a Tx MB later and less time is reserved for arbitration.</p> <p>If too little time is reserved for arbitration the FlexCAN may be not able to find winner MBs in time to compete with other nodes for the CAN bus. If the arbitration ends too much time before the first bit of Intermission field then there is a chance that the CPU reconfigures some Tx MBs and the winner MB is not the best to be transmitted.</p> <p>The optimal configuration for T ASD can be calculated as:</p> $T ASD = 25 - \frac{\{f_{CANCLK} \times [MAXB + 3 - (RFEN \times 8) - (RFEN \times RFFN \times 2)] \times 2\}}{\{f_{SYS} \times [1 + (PSEG1+1) + (PSEG2+1) + (PROPSEG+1)] \times (PRES DIV+1)\}}$ <p>where:</p> <ul style="list-style-type: none"> <li>• <math>f_{CANCLK}</math> is the Protocol Engine (PE) Clock (see section "Protocol Timing"), in Hz;</li> <li>• <math>f_{SYS}</math> is the peripheral clock, in Hz;</li> <li>• MAXMB is the value in CTRL1[MAXMB] field;</li> <li>• RFEN is the value in CTRL1[RFEN] bit;</li> <li>• RFFN is the value in CTRL2[RFFN] field;</li> <li>• PSEG1 is the value in CTRL1[PSEG1] field;</li> <li>• PSEG2 is the value in CTRL1[PSEG2] field;</li> <li>• PROPSEG is the value in CTRL1[PROPSEG] field;</li> <li>• PRES DIV is the value in CTRL1[PRES DIV] field.</li> </ul> <p>See Section "Arbitration process" and Section "Protocol Timing" for more details.</p> <p><b>NOTE:</b> The recommended value for T ASD is 22.</p>
18 MRP	<p>Mailboxes Reception Priority</p> <p>If this bit is set the matching process starts from the Mailboxes and if no match occurs the matching continues on the Rx FIFO. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 Matching starts from Rx FIFO and continues on Mailboxes. 1 Matching starts from Mailboxes and continues on Rx FIFO.</p>
17 RRS	<p>Remote Request Storing</p> <p>If this bit is asserted Remote Request Frame is submitted to a matching process and stored in the corresponding Message Buffer in the same fashion of a Data Frame. No automatic Remote Response Frame will be generated.</p> <p>If this bit is negated the Remote Request Frame is submitted to a matching process and an automatic Remote Response Frame is generated if a Message Buffer with CODE=0b1010 is found with the same ID.</p> <p>This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p> <p>0 Remote Response Frame is generated. 1 Remote Request Frame is stored.</p>
16 EACEN	<p>Entire Frame Arbitration Field Comparison Enable for Rx Mailboxes</p> <p>This bit controls the comparison of IDE and RTR bits within Rx Mailboxes filters with their corresponding bits in the incoming frame by the matching process. This bit does not affect matching for Rx FIFO. This bit can only be written in Freeze mode as it is blocked by hardware in other modes.</p>

Table continues on the next page...

## CANx\_CTRL2 field descriptions (continued)

Field	Description
0	Rx Mailbox filter's IDE bit is always compared and RTR is never compared despite mask bits.
1	Enables the comparison of both Rx Mailbox filter's IDE and RTR bit with their corresponding bits within the incoming frame. Mask bits do apply.
15–0 Reserved	This read-only field is reserved and always has the value zero.

- The number of the last remaining available mailboxes is defined by the least value between the parameter NUMBER\_OF\_MB minus 1 and the MCR[MAXMB] field.
- If Rx Individual Mask Registers are not enabled then all Rx FIFO filters are affected by the Rx FIFO Global Mask.

## 54.3.15 Error and Status 2 Register (CANx\_ESR2)

This register reflects various interrupt flags and some general status.

Addresses: CAN0\_ESR2 is 4002\_4000h base + 38h offset = 4002\_4038h

CAN1\_ESR2 is 400A\_4000h base + 38h offset = 400A\_4038h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0								LPTM							
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	VPS	IMB	0												
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## CANx\_ESR2 field descriptions

Field	Description
31–23 Reserved	This read-only field is reserved and always has the value zero.
22–16 LPTM	Lowest Priority Tx Mailbox  If ESR2[VPS] is asserted, this field indicates the lowest number inactive Mailbox (refer to the IMB bit description). If there is no inactive Mailbox then the Mailbox indicated depends on CTRL1[LBUF] bit value. If CTRL1[LBUF] bit is negated then the Mailbox indicated is the one which has the greatest arbitration value (see the "Highest priority Mailbox first" section). If CTRL1[LBUF] bit is asserted then the Mailbox indicated is the highest number active Tx Mailbox. If a Tx Mailbox is being transmitted it is not considered in LPTM calculation. If ESR2[IMB] is not asserted and a frame is transmitted successfully, LPTM is updated with its Mailbox number.
15 Reserved	This read-only field is reserved and always has the value zero.
14 VPS	Valid Priority Status  This bit indicates whether IMB and LPTM contents are currently valid or not. VPS is asserted upon every complete Tx arbitration process unless the CPU writes to Control and Status word of a Mailbox that has

Table continues on the next page...

**CANx\_ESR2 field descriptions (continued)**

Field	Description
	<p>already been scanned (i.e. it is behind Tx Arbitration Pointer) during the Tx arbitration process. If there is no inactive Mailbox and only one Tx Mailbox which is being transmitted then VPS is not asserted. VPS is negated upon the start of every Tx arbitration process or upon a write to Control and Status word of any Mailbox.</p> <p><b>NOTE:</b> ESR2[VPS] is not affected by any CPU write into Control Status (C/S) of a MB which is blocked by abort mechanism. When MCR[AEN] is asserted, the abort code write in C/S of a MB that is being transmitted (pending abort), or any write attempt into a Tx MB with IFLAG set is blocked.</p> <p>0 Contents of IMB and LPTM are invalid.                      1 Contents of IMB and LPTM are valid.</p>
13 IMB	<p>Inactive Mailbox</p> <p>If ESR2[VPS] is asserted, this bit indicates whether there is any inactive Mailbox (CODE field is either 0b1000 or 0b0000). This bit is asserted in the following cases:</p> <ul style="list-style-type: none"> <li>• During arbitration, if an LPTM is found and it is inactive.</li> <li>• If IMB is not asserted and a frame is transmitted successfully.</li> </ul> <p>This bit is cleared in all start of arbitration (see Section "Arbitration process").</p> <p><b>NOTE:</b> LPTM mechanism have the following behavior: if an MB is successfully transmitted and ESR2[IMB]=0 (no inactive Mailbox), then ESR2[VPS] and ESR2[IMB] are asserted and the index related to the MB just transmitted is loaded into ESR2[LPTM].</p> <p>0 If ESR2[VPS] is asserted, the ESR2[LPTM] is not an inactive Mailbox.                      1 If ESR2[VPS] is asserted, there is at least one inactive Mailbox. LPTM content is the number of the first one.</p>
12–0 Reserved	This read-only field is reserved and always has the value zero.

**54.3.16 CRC Register (CANx\_CRCCR)**

This register provides information about the CRC of transmitted messages.

Addresses: CAN0\_CRCCR is 4002\_4000h base + 44h offset = 4002\_4044h

CAN1\_CRCCR is 400A\_4000h base + 44h offset = 400A\_4044h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0								MBCRC								0	TXCRC															
W	[Shaded]																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CANx\_CRCCR field descriptions**

Field	Description
31–23 Reserved	This read-only field is reserved and always has the value zero.

*Table continues on the next page...*

**CANx\_CRCR field descriptions (continued)**

Field	Description
22–16 MBCRC	CRC Mailbox This field indicates the number of the Mailbox corresponding to the value in TXCRC field.
15 Reserved	This read-only field is reserved and always has the value zero.
14–0 TXCRC	CRC Transmitted This field indicates the CRC value of the last message transmitted. This field is updated at the same time the Tx Interrupt Flag is asserted.

**54.3.17 Rx FIFO Global Mask Register (CANx\_RXFGMASK)**


This register is located in RAM.

If Rx FIFO is enabled RXFGMASK is used to mask the Rx FIFO ID Filter Table elements that do not have a corresponding RXIMR according to CTRL2[RFFN] field setting.

This register can only be written in Freeze mode as it is blocked by hardware in other modes.

Addresses: CAN0\_RXFGMASK is 4002\_4000h base + 48h offset = 4002\_4048h

CAN1\_RXFGMASK is 400A\_4000h base + 48h offset = 400A\_4048h

**CANx\_RXFGMASK field descriptions**

Field	Description
31–0 FGM[31:0]	Rx FIFO Global Mask Bits These bits mask the ID Filter Table elements bits in a perfect alignment. The following table shows how the FGM bits correspond to each IDAF field.

**CANx\_RXFGMASK field descriptions (continued)**

Field	Description						
	Rx FIFO ID Filter Table Elements Format (MCR[IDAM])	Identifier Acceptance Filter Fields					
		RTR	IDE	RXIDA	RXIDB <sup>1</sup>	RXIDC <sup>2</sup>	Reserved
	A	FGM[31]	FGM[30]	FGM[29:1]	-	-	FGM[0]
	B	FGM[31], FGM[15]	FGM[30], FGM[14]	-	FGM[29:16], FGM[13:0]	-	-
C	-	-	-	-	FGM[31:24], FGM[23:16], FGM[15:8], FGM[7:0]	-	

1. If MCR[IDAM] field is equivalent to the format B only the fourteen most significant bits of the Identifier of the incoming frame are compared with the Rx FIFO filter.  
 2. If MCR[IDAM] field is equivalent to the format C only the eight most significant bits of the Identifier of the incoming frame are compared with the Rx FIFO filter.

0 The corresponding bit in the filter is "don't care."  
 1 The corresponding bit in the filter is checked.

- 1. If MCR[IDAM] field is equivalent to the format B only the fourteen most significant bits of the Identifier of the incoming frame are compared with the Rx FIFO filter.
- 2. If MCR[IDAM] field is equivalent to the format C only the eight most significant bits of the Identifier of the incoming frame are compared with the Rx FIFO filter.

**54.3.18 Rx FIFO Information Register (CANx\_RXFIR)**

RXFIR provides information on Rx FIFO.

This register is the port through which the CPU accesses the output of the RXFIR FIFO located in RAM. The RXFIR FIFO is written by the FlexCAN whenever a new message is moved into the Rx FIFO as well as its output is updated whenever the output of the Rx FIFO is updated with the next message. See Section "Rx FIFO" for instructions on reading this register.

Addresses: CAN0\_RXFIR is 4002\_4000h base + 4Ch offset = 4002\_404Ch

CAN1\_RXFIR is 400A\_4000h base + 4Ch offset = 400A\_404Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																IDHIT															
W	[Shaded]																															
Reset	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:  
 • x = Undefined at reset.

## CANx\_RXFIR field descriptions

Field	Description
31–9 Reserved	This read-only field is reserved and always has the value zero.
8–0 IDHIT	Identifier Acceptance Filter Hit Indicator  This field indicates which Identifier Acceptance Filter was hit by the received message that is in the output of the Rx FIFO. If multiple filters match the incoming message ID then the first matching IDAF found (lowest number) by the matching process is indicated. This field is valid only while the IFLAG[BUF5I] is asserted.

## 54.3.19 Rx Individual Mask Registers (CANx\_RXIMR)

These registers are located in RAM.


RXIMR are used as acceptance masks for ID filtering in Rx MBs and the Rx FIFO. If the Rx FIFO is not enabled, one mask register is provided for each available Mailbox, providing ID masking capability on a per Mailbox basis.

When the Rx FIFO is enabled (MCR[RFEN] bit is asserted), up to 32 Rx Individual Mask Registers can apply to the Rx FIFO ID Filter Table elements on a one-to-one correspondence depending on the setting of CTRL2[RFFN].

RXIMR can only be written by the CPU while the module is in Freeze Mode; otherwise, they are blocked by hardware.

The Individual Rx Mask Registers are not affected by reset and must be explicitly initialized prior to any reception.

Addresses: 4002\_4000h base + 880h offset + (4d × n), where n = 0d to 15d



\* Notes:

- x = Undefined at reset.

## CANx\_RXIMRn field descriptions

Field	Description
31–0 MI[31:0]	Individual Mask Bits  Each Individual Mask Bit masks the corresponding bit in both the Mailbox filter and Rx FIFO ID Filter Table element in distinct ways.  For Mailbox filters, see the RXMGMASK register description.

## CANx\_RXIMRn field descriptions (continued)

Field	Description
	For Rx FIFO ID Filter Table elements, see the RXFGMASK register description.
0	The corresponding bit in the filter is "don't care."
1	The corresponding bit in the filter is checked.

### 54.3.56 Message Buffer Structure

The Message Buffer structure used by the FlexCAN module is represented in the following figure. Both Extended and Standard Frames (29-bit Identifier and 11-bit Identifier, respectively) used in the CAN specification (Version 2.0 Part B) are represented. Each individual MB is formed by 16 bytes.

The memory area from 0x80 to 0x47C is used by the Mailboxes.

**Table 54-108. Message Buffer Structure**

	31	30	29	28	27	24	23	22	21	20	19	18	17	16	15	8	7	0	
0x0					CODE		SR R	IDE	RT R	DLC			TIME STAMP						
0x4	PRIO			ID (Standard/Extended)						ID (Extended)									
0x8	Data Byte 0				Data Byte 1				Data Byte 2		Data Byte 3								
0xC	Data Byte 4				Data Byte 5				Data Byte 6		Data Byte 7								
					= Unimplemented or Reserved														

#### CODE — Message Buffer Code

This 4-bit field can be accessed (read or write) by the CPU and by the FlexCAN module itself, as part of the message buffer matching and arbitration process. The encoding is shown in [Table 54-109](#) and [Table 54-110](#). See [Functional Description](#) for additional information.

**Table 54-109. Message Buffer Code for Rx buffers**

CODE Description	Rx Code BEFORE receive New Frame	SRV <sup>1</sup>	Rx Code AFTER successful reception <sup>2</sup>	RRS <sup>3</sup>	Comment
0b0000: INACTIVE- MB is not active.	INACTIVE	-	-	-	MB does not participate in the matching process.

*Table continues on the next page...*

Table 54-109. Message Buffer Code for Rx buffers (continued)

CODE Description	Rx Code BEFORE receive New Frame	SRV <sup>1</sup>	Rx Code AFTER successful reception <sup>2</sup>	RRS <sup>3</sup>	Comment
0b0100: EMPTY - MB is active and empty.	EMPTY	-	FULL	-	When a frame is received successfully (after move-in process. Refer to Section "Move-in" for details), the CODE field is automatically updated to FULL.
0b0010: FULL - MB is full.	FULL	Yes	FULL	-	The act of reading the C/S word followed by unlocking the MB (SRV) does not make the code return to EMPTY. It remains FULL. If a new frame is moved to the MB after the MB was serviced, the code still remains FULL. Refer to Section "Matching Process" for matching details related to FULL code.
		No	OVERRUN	-	If the MB is FULL and a new frame is moved to this MB before the CPU service it, the CODE field is automatically updated to OVERRUN. Refer to Section "Matching Process" for details about overrun behavior.

Table continues on the next page...

Table 54-109. Message Buffer Code for Rx buffers (continued)

CODE Description	Rx Code BEFORE receive New Frame	SRV <sup>1</sup>	Rx Code AFTER successful reception <sup>2</sup>	RRS <sup>3</sup>	Comment
0b0110: OVERRUN - MB is being overwritten into a full buffer.	OVERRUN	Yes	FULL	-	If the CODE field indicates OVERRUN and CPU has serviced the MB, when a new frame is moved to the MB, the code returns to FULL.
		No	OVERRUN	-	If the CODE field already indicates OVERRUN, and another new frame must be moved, the MB will be overwritten again, and the code will remain OVERRUN. Refer to Section "Matching Process" for details about overrun behavior.

Table continues on the next page...

Table 54-109. Message Buffer Code for Rx buffers (continued)

CODE Description	Rx Code BEFORE receive New Frame	SRV <sup>1</sup>	Rx Code AFTER successful reception <sup>2</sup>	RRS <sup>3</sup>	Comment
0b1010: RANSWER <sup>4</sup> - A frame was configured to recognize a Remote Request Frame and transmit a Response Frame in return.	RANSWER	-	TANSWER(0b1110)	0	A Remote Answer was configured to recognize a remote request frame received, after that a MB is set to transmit a response frame. The code is automatically changed to TANSWER (0b1110). Refer to Section "Matching Process" for details. If CTRL2[RRS] is negated, transmit a response frame whenever a remote request frame with the same ID is received.
		-	-	1	This code is ignored during matching and arbitration process. Refer to Section "Matching Process" for details.
CODE[0]=1b1: BUSY <sup>5</sup> - FlexCAN is updating the contents of the MB. The CPU must not access the MB.	BUSY <sup>5</sup>	-	FULL	-	Indicates that the MB is being updated, it will be negated automatically and does not interfere on the next CODE.
		-	OVERRUN	-	

1. SRV: Serviced MB. MB was read and unlocked by reading TIMER or other MB.
2. A frame is considered successful reception after the frame to be moved to MB (move-in process). Refer to Section "Move-in" for details)
3. Remote Request Stored bit from CTRL2 register. Refer to Section "Control 2 Register (CTRL2)" for details.
4. Code 0b1010 is not considered Tx and a MB with this code should not be aborted.
5. Note that for Tx MBs, the BUSY bit should be ignored upon read, except when AEN bit is set in the MCR register. If this bit is asserted, the corresponding MB does not participate in the matching process.

**Table 54-110. Message Buffer Code for Tx buffers**

CODE Description	Tx Code BEFORE tx frame	MBRTR	Tx Code AFTER successful transmission	Comment
0b1000: INACTIVE - MB is not active	INACTIVE	-	-	MB does not participate in the arbitration process.
0b1001: ABORT - MB is aborted	ABORT	-	-	MB does not participate in the arbitration process.
0b1100: DATA - MB is a Tx Data Frame (MB RTR must be 0)	DATA	0	INACTIVE	Transmit data frame unconditionally once. After transmission, the MB automatically returns to the INACTIVE state.
0b1100: REMOTE - MB is a Tx Remote Request Frame (MB RTR must be 1)	REMOTE	1	EMPTY	Transmit remote request frame unconditionally once. After transmission, the MB automatically becomes an Rx Empty MB with the same ID.
0b1110: TANSWER - MB is a Tx Response Frame from an incoming Remote Request Frame	TANSWER	-	RANSWER	This is an intermediate code that is automatically written to the MB by the CHI as a result of match to a remote request frame. The remote response frame will be transmitted unconditionally once and then the code will automatically return to RANSWER (0b1010). The CPU can also write this code with the same effect. The remote response frame can be either a data frame or another remote request frame depending on the RTR bit value. Refer to section "Matching Process" and section "Arbitration Process" for details.

SRR — Substitute Remote Request

Fixed recessive bit, used only in extended format. It must be set to '1' by the user for transmission (Tx Buffers) and will be stored with the value received on the CAN bus for Rx receiving buffers. It can be received as either recessive or dominant. If FlexCAN receives this bit as dominant, then it is interpreted as arbitration loss.

1 = Recessive value is compulsory for transmission in Extended Format frames

0 = Dominant is not a valid value for transmission in Extended Format frames

#### IDE — ID Extended Bit

This bit identifies whether the frame format is standard or extended.

1 = Frame format is extended

0 = Frame format is standard

#### RTR — Remote Transmission Request

This bit affects the behavior of Remote Frames and is part of the reception filter. Refer to [Table 54-109](#), [Table 54-110](#) and the description of the RRS bit in Control 2 Register (CTRL2) for additional details.

If FlexCAN transmits this bit as '1' (recessive) and receives it as '0' (dominant), it is interpreted as arbitration loss. If this bit is transmitted as '0' (dominant), then if it is received as '1' (recessive), the FlexCAN module treats it as bit error. If the value received matches the value transmitted, it is considered as a successful bit transmission.

1 = Indicates the current MB may have a Remote Request Frame to be transmitted if MB is Tx. If the MB is Rx then incoming Remote Request Frames may be stored.

0 = Indicates the current MB has a Data Frame to be transmitted.. In Rx MB it may be considered in matching processes.

#### DLC — Length of Data in Bytes

This 4-bit field is the length (in bytes) of the Rx or Tx data, which is located in offset 0x8 through 0xF of the MB space (see [Table 54-108](#)). In reception, this field is written by the FlexCAN module, copied from the DLC (Data Length Code) field of the received frame. In transmission, this field is written by the CPU and corresponds to the DLC field value of the frame to be transmitted. When RTR=1, the Frame to be transmitted is a Remote Frame and does not include the data field, regardless of the DLC field.

#### TIME STAMP — Free-Running Counter Time Stamp

This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.

#### PRIO — Local priority

This 3-bit field is only used when LPRIO\_EN bit is set in MCR and it only makes sense for Tx mailboxes. These bits are not transmitted. They are appended to the regular ID to define the transmission priority. See [Arbitration process](#).

### ID — Frame Identifier

In Standard Frame format, only the 11 most significant bits (28 to 18) are used for frame identification in both receive and transmit cases. The 18 least significant bits are ignored. In Extended Frame format, all bits are used for frame identification in both receive and transmit cases.

### DATA BYTE 0-7 — Data Field

Up to eight bytes can be used for a data frame.

For Rx frames, the data is stored as it is received from the CAN bus. DATA BYTE (n) is valid only if n is less than DLC as shown in the table below.

For Tx frames, the CPU prepares the data field to be transmitted within the frame.

**Table 54-111. DATA BYTEs validity**

DLC	Valid DATA BYTEs
0	none
1	DATA BYTE 0
2	DATA BYTE 0-1
3	DATA BYTE 0-2
4	DATA BYTE 0-3
5	DATA BYTE 0-4
6	DATA BYTE 0-5
7	DATA BYTE 0-6
8	DATA BYTE 0-7

### 54.3.57 Rx FIFO Structure

When the MCR[RFEN] bit is set, the memory area from 0x80 to 0xDC (which is normally occupied by MBs 0 to 5) is used by the reception FIFO engine.

The region 0x80-0x8C contains the output of the FIFO which must be read by the CPU as a Message Buffer. This output contains the oldest message received and not read yet. The region 0x90-0xDC is reserved for internal use of the FIFO engine.

An additional memory area, that starts at 0xE0 and may extend up to 0x2DC (normally occupied by MBs 6 up to 37) depending on the CTRL2[RFFN] field setting, contains the ID Filter Table (configurable from 8 to 128 table elements) that specifies filtering criteria for accepting frames into the FIFO.

Out of reset, the ID Filter Table flexible memory area defaults to 0xE0 and only extends to 0xFC, which corresponds to MBs 6 to 7 for RFFN=0, for backward compatibility with previous versions of FlexCAN.

The following shows the Rx FIFO data structure.

**Table 54-112. Rx FIFO Structure**

	31	28	24	23	22	21	20	19	18	17	16	15	8	7	0	
0x80					SRR	IDE	RTR	DLC				TIME STAMP				
0x84	ID Standard								ID Extended							
0x88	Data Byte 0				Data Byte 1				Data Byte 2				Data Byte 3			
0x8C	Data Byte 4				Data Byte 5				Data Byte 6				Data Byte 7			
0x90	Reserved															
to																
0xDC																
0xE0	ID Filter Table Element 0															
0xE4	ID Filter Table Element 1															
0xE8	ID Filter Table Elements 2 to 125															
to																
0x2D4																
0x2D8	ID Filter Table Element 126															
0x2DC	ID Filter Table Element 127															
	= Unimplemented or Reserved															

Each ID Filter Table Element occupies an entire 32-bit word and can be compound by one, two or four Identifier Acceptance Filters (IDAF) depending on the MCR[IDAM] field setting. The following figures show the IDAF indexation.

The following figures show the three different formats of the ID table elements. Note that all elements of the table must have the same format. See [Rx FIFO](#) for more information.

**Table 54-113. ID Table structure**

Format	31	30	29	24	23	16	15	14	13	8	7	1	0	
A	RTR	IDE	RXIDA (Standard = 29-19, Extended = 29-1)											

Table continues on the next page...

**Table 54-113. ID Table structure (continued)**

B	RTR	IDE	RXIDB_0 (Standard = 29-19, Extended = 29-16)		RTR	IDE	RXIDB_1 (Standard = 13-3, Extended = 13-0)	
	C		RXIDC_0 (Std/Ext = 31-24)	RXIDC_1 (Std/Ext = 23-16)	RXIDC_2 (Std/Ext = 15-8)	RXIDC_3 (Std/Ext = 7-0)		
			= Unimplemented or Reserved					

**RTR — Remote Frame**

This bit specifies if Remote Frames are accepted into the FIFO if they match the target ID.

1 = Remote Frames can be accepted and data frames are rejected

0 = Remote Frames are rejected and data frames can be accepted

**IDE — Extended Frame**

Specifies whether extended or standard frames are accepted into the FIFO if they match the target ID.

1 = Extended frames can be accepted and standard frames are rejected

0 = Extended frames are rejected and standard frames can be accepted

**RXIDA — Rx Frame Identifier (Format A)**

Specifies an ID to be used as acceptance criteria for the FIFO. In the standard frame format, only the 11 most significant bits (29 to 19 ) are used for frame identification. In the extended frame format, all bits are used.

**RXIDB\_0, RXIDB\_1 — Rx Frame Identifier (Format B)**

Specifies an ID to be used as acceptance criteria for the FIFO. In the standard frame format, the 11 most significant bits (a full standard ID) (29 to 19 and 13 to 3 ) are used for frame identification. In the extended frame format, all 14 bits of the field are compared to the 14 most significant bits of the received ID.

**RXIDC\_0, RXIDC\_1, RXIDC\_2, RXIDC\_3 — Rx Frame Identifier (Format C)**

Specifies an ID to be used as acceptance criteria for the FIFO. In both standard and extended frame formats, all 8 bits of the field are compared to the 8 most significant bits of the received ID.

## 54.4 Functional Description

The FlexCAN module is a CAN protocol engine with a very flexible mailbox system for transmitting and receiving CAN frames. The mailbox system is composed by a set of up to 64 Message Buffers (MB) that store configuration and control data, time stamp, message ID and data (see [Message Buffer Structure](#)). The memory corresponding to the first 38 MBs can be configured to support a FIFO reception scheme with a powerful ID filtering mechanism, capable of checking incoming frames against a table of IDs (up to 128 extended IDs or 256 standard IDs or 512 8-bit ID slices), with individual mask register for up to 32 ID tables. Simultaneous reception through FIFO and mailbox is supported. For mailbox reception, a matching algorithm makes it possible to store received frames only into MBs that have the same ID programmed on its ID field. A masking scheme makes it possible to match the ID programmed on the MB with a range of IDs on received CAN frames. For transmission, an arbitration algorithm decides the prioritization of MBs to be transmitted based on the message ID (optionally augmented by 3 local priority bits) or the MB ordering.

Before proceeding with the functional description, an important concept must be explained. A Message Buffer is said to be "active" at a given time if it can participate in both the Matching and Arbitration processes. An Rx MB with a 0b0000 code is inactive (refer to [Table 54-109](#)). Similarly, a Tx MB with a 0b1000 or 0b1001 code is also inactive (refer to [Table 54-110](#)).

### 54.4.1 Transmit Process

In order to transmit a CAN frame, the CPU must prepare a Message Buffer for transmission by executing the following procedure:

1. Check if the respective interrupt bit is set and clear it.
2. If the MB is active (transmission pending), write the ABORT code (0b1001) to the CODE field of the Control and Status word to request an abortion of the transmission. Wait for the corresponding IFLAG to be asserted by polling the IFLAG register or by the interrupt request if enabled by the respective IMASK. Then read back the CODE field to check if the transmission was aborted or transmitted (see [Transmission Abort Mechanism](#)). If backwards compatibility is desired (MCR[AEN] bit is negated), just write the INACTIVE code (0b1000) to the CODE field to inactivate the MB but then the pending frame may be transmitted without notification (see Section "Message Buffer Inactivation").

3. Write the ID word.
4. Write the data bytes.
5. Write the DLC, Control and CODE fields of the Control and Status word to activate the MB.

Once the MB is activated in the fourth step, it will participate into the arbitration process and eventually be transmitted according to its priority. At the end of the successful transmission, the value of the Free Running Timer is written into the Time Stamp field, the CODE field in the Control and Status word is updated, the CRC Register is updated, a status flag is set in the Interrupt Flag Register and an interrupt is generated if allowed by the corresponding Interrupt Mask Register bit. The new CODE field after transmission depends on the code that was used to activate the MB in step four (see [Table 54-109](#) and [Table 54-110](#) in Section [Message Buffer Structure](#)).

When the Abort feature is enabled (MCR[AEN] is asserted), after the Interrupt Flag is asserted for a MB configured as transmit buffer, the MB is blocked, therefore the CPU is not able to update it until the Interrupt Flag is negated by CPU. This means that the CPU must clear the corresponding IFLAG before starting to prepare this MB for a new transmission or reception.

## 54.4.2 Arbitration process

The arbitration process scans the Mailboxes searching the Tx one that holds the message to be sent in the next opportunity. This Mailbox is called the *arbitration winner*.

The scan starts from the lowest number Mailbox and runs toward the higher ones.

The arbitration process is triggered in the following events:

- From the CRC field of the CAN frame. The start point depends on the CTRL2[TASD] field value.
- During the Error Delimiter field of a CAN frame.
- During the Overload Delimiter field of a CAN frame.
- When the winner is inactivated and the CAN bus has still not reached the first bit of the Intermission field.
- When there is CPU write to the C/S word of a winner MB and the CAN bus has still not reached the first bit of the Intermission field.
- When CHI is in Idle state and the CPU writes to the C/S word of any MB.

- When FlexCAN exits Bus Off state.
- Upon leaving Freeze Mode or Low Power Mode.

If the arbitration process does not manage to evaluate all Mailboxes before the CAN bus has reached the first bit of the Intermission field the temporary arbitration winner is invalidated and the FlexCAN will not compete for the CAN bus in the next opportunity.

The arbitration process selects the winner among the active Tx Mailboxes at the end of the scan according to both CTRL1[LBUF] and MCR[LPRIO\_EN] bits settings.

#### 54.4.2.1 Lowest number Mailbox first

If CTRL1[LBUF] bit is asserted the first (lowest number) active Tx Mailbox found is the arbitration winner. MCR[LPRIO\_EN] bit has no effect when CTRL1[LBUF] is asserted.

#### 54.4.2.2 Highest priority Mailbox first

If CTRL1[LBUF] bit is negated then the arbitration process searches the active Tx Mailbox with the highest priority, which means that this Mailbox's frame would have a higher probability to win the arbitration on CAN bus with multiple nodes driving each Tx Mailbox's frame at the same time.

The sequence of bits considered for this arbitration is called the *arbitration value* of the Mailbox. The highest priority Tx Mailbox is the one that has the least arbitration value among all Tx Mailboxes.

If two or more Mailboxes have equivalent arbitration values the lowest number Mailbox is the arbitration winner.

The composition of the arbitration value depends on MCR[LPRIO\_EN] bit setting.

##### 54.4.2.2.1 Local Priority disabled

If MCR[LPRIO\_EN] bit is negated the arbitration value is built in the exact sequence of bits as they would be transmitted in a CAN frame (see the following table) in such a way that the Local Priority is disabled.

**Table 54-114. Composition of the arbitration value when Local Priority is disabled**

Format	Mailbox Arbitration Value (32 bits)				
Standard (IDE = 0)	Standard ID (11 bits)	RTR (1 bit)	IDE (1 bit)	- (18 bits)	- (1 bit)
Extended (IDE = 1)	Extended ID[28:18] (11 bits)	SRR (1 bit)	IDE (1 bit)	Extended ID[17:0] (18 bits)	RTR (1 bit)

#### 54.4.2.2.2 Local Priority enabled

If Local Priority is desired MCR[LPRIO\_EN] must be asserted. In this case the Mailbox PRIO field is included at the very left of the arbitration value (see the following table).

**Table 54-115. Composition of the arbitration value when Local Priority is enabled**

Format	Mailbox Arbitration Value (35 bits)					
Standard (IDE = 0)	PRIO (3 bits)	Standard ID (11 bits)	RTR (1 bit)	IDE (1 bit)	- (18 bits)	- (1 bit)
Extended (IDE = 1)	PRIO (3 bits)	Extended ID[28:18] (11 bits)	SRR (1 bit)	IDE (1 bit)	Extended ID[17:0] (18 bits)	RTR (1 bit)

As the PRIO field is the most significant part of the arbitration value Mailboxes with low PRIO values have higher priority than Mailboxes with high PRIO values regardless the rest of their arbitration values.

Note that the PRIO field is not part of the frame on the CAN bus. Its purpose is only to affect the internal arbitration process.

#### 54.4.2.3 Arbitration Process (continued)

Once the arbitration winner is found, its content is copied to a hidden auxiliary MB called Tx Serial Message Buffer (Tx SMB), which has the same structure as a normal MB but is not user accessible. This operation is called “move-out” and after it is done, write access to the corresponding MB is blocked (if the AEN bit in MCR is asserted). The write access is released in the following events:

- After the MB is transmitted
- FlexCAN enters in Freeze Mode or Bus Off
- FlexCAN loses the bus arbitration or there is an error during the transmission

At the first opportunity window on the CAN bus, the message on the Tx SMB is transmitted according to the CAN protocol rules. FlexCAN transmits up to eight data bytes, even if the DLC (Data Length Code) field value is greater than that.

Arbitration process can be triggered in the following situations:

- During Rx and Tx frames from CAN CRC field to end of frame. Arbitration start point depends on instantiation parameters NUMBER\_OF\_MB and T ASD. Additionally, T ASD value may be changed to optimize the arbitration start point.
- During CAN BusOff state from TX\_ERR\_CNT=124 to 128. Arbitration start point depends on instantiation parameters NUMBER\_OF\_MB and T ASD. Additionally, T ASD value may be changed to optimize the arbitration start point.
- During C/S write by CPU in BusIdle. First C/S write starts arbitration process and a second C/S write during this same arbitration restarts the process. If other C/S writes are performed, Tx arbitration process is pending. If there is no arbitration winner after arbitration process has finished, then TX arbitration machine begins a new arbitration process.
  - If there is a pending arbitration and BusIdle state starts then an arbitration process is triggered. In this case the first and second C/S write in BusIdle will not restart the arbitration process. It is possible that there is not enough time to finish arbitration in WaitForBusIdle state and the next state is Idle. In this case the scan is not interrupted, and it is completed during BusIdle state. During this arbitration C/S write does not cause arbitration restart.
- Arbitration winner deactivation during a valid arbitration window.
- Upon Leave Freeze Mode (first bit of the WaitForBusIdle state). If there is a re-synchronization during WaitForBusIdle arbitration process is restarted.

Arbitration process stops in the following situation:

- All Mailboxes were scanned.
- A Tx active Mailbox is found in case of Lowest Buffer feature enabled.
- Arbitration winner inactivation or abort during any arbitration process.
- There was not enough time to finish Tx arbitration process. For instance, a deactivation was performed near the end of frame). In this case arbitration process is pending.
- Error or Overload flag in the bus .
- Low Power or Freeze Mode request in Idle state

Arbitration is considered pending as described below:

- It was not possible to finish arbitration process in time.
- C/S write during arbitration if write is performed in a MB which number is lower than the Tx arbitration pointer .
- Any C/S write if there is no Tx Arbitration process in progress.
- Rx Match has just updated a Rx Code to Tx Code.
- Entering Busoff state.

C/S write during arbitration has the following effect:

- If C/S write is performed in the arbitration winner, a new process is restarted immediately.
- If C/S write is performed in a MB whose number is higher than the Tx arbitration pointer, the ongoing arbitration process will scan this MB as normal.

### 54.4.3 Receive Process

To be able to receive CAN frames into a Mailbox, the CPU must prepare it for reception by executing the following steps:

1. If the Mailbox is active (either Tx or Rx) inactivate the Mailbox (see Section "Message Buffer Inactivation"), preferably with a safe inactivation (see [Transmission Abort Mechanism](#)).
2. Write the ID word
3. Write the EMPTY code (0b0100) to the CODE field of the Control and Status word to activate the Mailbox.

Once the MB is activated, it will be able to receive frames that match the programmed filter. At the end of a successful reception, the Mailbox is updated by the *move-in* process (see Section "Move-in") as follows:

1. The received Data field (8 bytes at most) is stored.
2. The received Identifier field is stored.
3. The value of the Free Running Timer at the time of the second bit of frame's Identifier field is written into the Mailbox's Time Stamp field.
4. The received SRR, IDE, RTR and DLC fields are stored.
5. The CODE field in the Control and Status word is updated (see [Table 54-109](#) and [Table 54-110](#) in Section [Message Buffer Structure](#)).
6. A status flag is set in the Interrupt Flag Register and an interrupt is generated if allowed by the corresponding Interrupt Mask Register bit.

The recommended way for CPU servicing (read) the frame received in an Mailbox is using the following procedure:

1. Read the Control and Status word of that Mailbox.
2. Check if the BUSY bit is deasserted, indicating that the Mailbox is locked. Repeat step 1) while it is asserted. See Section "Message Buffer Lock Mechanism".

3. Read the contents of the Mailbox. Once Mailbox is locked now, its contents won't be modified by FlexCAN Move-in processes. See Section "Move-in".
4. Acknowledge the proper flag at IFLAG registers.
5. Read the Free Running Timer. It is optional but recommended to unlock Mailbox as soon as possible and make it available for reception.

The CPU should synchronize to frame reception by the status flag bit for the specific Mailbox in one of the IFLAG Registers and not by the CODE field of that Mailbox. Polling the CODE field does not work because once a frame was received and the CPU services the Mailbox (by reading the C/S word followed by unlocking the Mailbox), the CODE field will not return to EMPTY. It will remain FULL, as explained in [Table 54-109](#). If the CPU tries to workaround this behavior by writing to the C/S word to force an EMPTY code after reading the Mailbox without a prior *safe inactivation*, a newly received frame matching the filter of that Mailbox may be lost.

### CAUTION

*In summary: never do polling by reading directly the C/S word of the Mailboxes. Instead, read the IFLAG registers.*

Note that the received frame's Identifier field is always stored in the matching Mailbox, thus the contents of the ID field in an Mailbox may change if the match was due to masking. Note also that FlexCAN does receive frames transmitted by itself if there exists a matching Rx Mailbox, provided the MCR[SRXDIS] bit is not asserted. If the MCR[SRXDIS] bit is asserted, FlexCAN will not store frames transmitted by itself in any MB, even if it contains a matching MB, and no interrupt flag or interrupt signal will be generated due to the frame reception.

To be able to receive CAN frames through the Rx FIFO, the CPU must enable and configure the Rx FIFO during Freeze Mode (see [Rx FIFO](#)). Upon receiving the Frames Available in Rx FIFO interrupt (see the description of the IFLAG[BUF5I] "Frames available in Rx FIFO" bit in the IMASK1 register), the CPU should service the received frame using the following procedure:

1. Read the Control and Status word (optional – needed only if a mask was used for IDE and RTR bits)
2. Read the ID field (optional – needed only if a mask was used)
3. Read the Data field
4. Read the RXFIR register (optional)

5. Clear the Frames Available in Rx FIFO interrupt by writing 1 to IFLAG[BUF5I] bit (mandatory – releases the MB and allows the CPU to read the next Rx FIFO entry)

#### 54.4.4 Matching Process

The matching process scans the MB memory looking for Rx MBs programmed with the same ID as the one received from the CAN bus. If the FIFO is enabled, the priority of scanning can be selected between Mailboxes and FIFO filters. In any case, the matching starts from the lowest number Message Buffer toward the higher ones. If no match is found within the first structure then the other is scanned subsequently. In the event that the FIFO is full, the matching algorithm will always look for a matching MB outside the FIFO region.

As the frame is being received, it is stored in a hidden auxiliary MB called Rx Serial Message Buffer (Rx SMB).

The matching process start point depends on the following conditions:

- if the received frame is a remote frame, the start point is the CRC field of the frame;
- if the received frame is a data frame with DLC field equal to zero, the start point is the CRC field of the frame;
- if the received frame is a data frame with DLC field different than zero, the start point is the DATA field of the frame;

If a matching ID is found in the FIFO table or in one of the Mailboxes, the contents of the SMB will be transferred to the FIFO or to the matched Mailbox by the move-in process. If any CAN protocol error is detected then no match results will be transferred to the FIFO or to the matched Mailbox at the end of reception.

The matching process scans all matching elements of both Rx FIFO (if enabled) and active Rx Mailboxes (CODE is EMPTY, FULL, OVERRUN or RANSWER) in search of a successful comparison with the matching elements of the Rx SMB that is receiving the frame on the CAN bus. The SMB has the same structure of a Mailbox. The reception structures (Rx FIFO or Mailboxes) associated with the matching elements that had a successful comparison are the *matched structures*. The *matching winner* is selected at the end of the scan among those matched structures and depends on conditions described ahead. See the following table.

Table 54-116. Matching Architecture

Structure	SMB[RTR]	CTRL2[RRS]	CTRL2[EAC EN]	MB[IDE]	MB[RTR]	MB[ID <sup>1</sup> ]	MB[CODE]
Mailbox	0	-	0	cmp <sup>2</sup>	no_cmp <sup>3</sup>	cmp_msk <sup>4</sup>	EMPTY or FULL or OVERRUN
Mailbox	0	-	1	cmp_msk	cmp_msk	cmp_msk	EMPTY or FULL or OVERRUN
Mailbox	1	0	-	cmp	no_cmp	cmp	RANSWER
Mailbox	1	1	0	cmp	no_cmp	cmp_msk	EMPTY or FULL or OVERRUN
Mailbox	1	1	1	cmp_msk	cmp_msk	cmp_msk	EMPTY or FULL or OVERRUN
FIFO <sup>5</sup>	-	-	-	cmp_msk	cmp_msk	cmp_msk	-

1. For Mailbox structure, If SMB[IDE] is asserted, the ID is 29 bits (ID Standard + ID Extended). If SMB[IDE] is negated, the ID is only 11 bits (ID Standard). For FIFO structure, the ID depends on IDAM.
2. cmp: Compares the SMB contents with the MB contents regardless the masks.
3. no\_cmp: The SMB contents are not compared with the MB contents
4. cmp\_msk: Compares the SMB contents with MB contents taking into account the masks.
5. SMB[IDE] and SMB[RTR] are not taken into account when IDAM is type C.

A reception structure is *free-to-receive* when any of the following conditions is satisfied:

- the CODE field of the Mailbox is EMPTY;
- the CODE field of the Mailbox is either FULL or OVERRUN and it has already been serviced (the C/S word was read by the CPU and unlocked as described in [Message Buffer Lock Mechanism](#));
- the CODE field of the Mailbox is either FULL or OVERRUN and a inactivation (see [Message Buffer Inactivation](#)) is performed;
- the Rx FIFO is not full.

The scan order for Mailboxes and Rx FIFO is from the matching element with lowest number to the higher ones.

The matching winner search for Mailboxes is affected by the MCR[IRMQ] bit. If it is negated the matching winner is the first matched Mailbox regardless if it is free-to-receive or not. If it is asserted, the matching winner is selected according to the priority below:

1. the first free-to-receive matched Mailbox;
2. the last non free-to-receive matched Mailbox.

It is possible to select the priority of scan between Mailboxes and Rx FIFO by the CTRL2[MRP] bit.

If the selected priority is Rx FIFO first:

- if the Rx FIFO is a matched structure and is free-to-receive then the Rx FIFO is the matching winner regardless of the scan for Mailboxes;
- otherwise (the Rx FIFO is not a matched structure or is not free-to-receive), then the matching winner is searched among Mailboxes as described above.

If the selected priority is Mailboxes first:

- if a free-to-receive matched Mailbox is found, it is the matching winner regardless the scan for Rx FIFO;
- if no matched Mailbox is found, then the matching winner is searched in the scan for the Rx FIFO;

If both conditions above are not satisfied and a non free-to-receive matched Mailbox is found then the matching winner determination is conditioned by the MCR[IRMQ] bit:

- if MCR[IRMQ] bit is negated the matching winner is the first matched Mailbox;
- if MCR[IRMQ] bit is asserted the matching winner is the Rx FIFO if it is a free-to-receive matched structure, otherwise the matching winner is the last non free-to-receive matched Mailbox.

See the following table for a summary of matching possibilities.

**Table 54-117. Matching Possibilities and Resulting Reception Structures**

RFEN	IRMQ	MRP	Matched in MB	Matched in FIFO	Reception Structure	Description
No FIFO, only MB, match is always MB first						
0	0	X <sup>1</sup>	None <sup>2</sup>	- <sup>3</sup>	None	Frame lost by no match
0	0	X	Free <sup>4</sup>	-	FirstMB	
0	1	X	None	-	None	Frame lost by no match
0	1	X	Free	-	FirstMb	
0	1	X	NotFree	-	LastMB	Overrun
FIFO enabled, no match in FIFO is as if FIFO does not exist						
1	0	X	None	None <sup>5</sup>	None	Frame lost by no match
1	0	X	Free	None	FirstMB	
1	1	X	None	None	None	Frame lost by no match
1	1	X	Free	None	FirstMb	
1	1	X	NotFree	None	LastMB	Overrun

Table continues on the next page...

**Table 54-117. Matching Possibilities and Resulting Reception Structures  
(continued)**

RFEN	IRMQ	MRP	Matched in MB	Matched in FIFO	Reception Structure	Description
FIFO enabled, Queue disabled						
1	0	0	X	NotFull <sup>6</sup>	FIFO	
1	0	0	None	Full <sup>7</sup>	None	Frame lost by FIFO full (FIFO Overflow)
1	0	0	Free	Full	FirstMB	
1	0	0	NotFree	Full	FirstMB	
1	0	1	None	NotFull	FIFO	
1	0	1	None	Full	None	Frame lost by FIFO full (FIFO Overflow)
1	0	1	Free	X	FirstMB	
1	0	1	NotFree	X	FirtsMb	Overrun
FIFO enabled, Queue enabled						
1	1	0	X	NotFull	FIFO	
1	1	0	None	Full	None	Frame lost by FIFO full (FIFO Overflow)
1	1	0	Free	Full	FirstMB	
1	1	0	NotFree	Full	LastMb	Overrun
1	1	1	None	NotFull	FIFO	
1	1	1	Free	X	FirstMB	
1	1	1	NotFree	NotFull	FIFO	
1	1	1	NotFree	Full	LastMb	Overrun

1. This is a don't care condition.
2. Matched in MB "None" means that the frame has not matched any MB (free-to-receive or non-free-to-receive).
3. This is a forbidden condition.
4. Matched in MB "Free" means that the frame matched at least one MB free-to-receive regardless of whether it has matched MBs non-free-to-receive.
5. Matched in FIFO "None" means that the frame has not matched any filter in FIFO. It is as if the FIFO didn't exist (CTRL2[RFEN]=0).
6. Matched in FIFO "NotFull" means that the frame has matched a FIFO filter and has empty slots to receive it.
7. Matched in FIFO "Full" means that the frame has matched a FIFO filter but couldn't store it because it has no empty slots to receive it.

If a non-safe Mailbox inactivation (see [Message Buffer Inactivation](#)) occurs during matching process and the Mailbox inactivated is the temporary matching winner then the temporary matching winner is invalidated. The matching elements scan is not stopped nor restarted, it continues normally. The consequence is that the current matching process works as if the matching elements compared before the inactivation did not exist, therefore a message may be lost.

Suppose, for example, that the FIFO is disabled, IRMQ is enabled and there are two MBs with the same ID, and FlexCAN starts receiving messages with that ID. Let us say that these MBs are the second and the fifth in the array. When the first message arrives, the matching algorithm will find the first match in MB number 2. The code of this MB is EMPTY, so the message is stored there. When the second message arrives, the matching algorithm will find MB number 2 again, but it is not "free-to-receive", so it will keep looking and find MB number 5 and store the message there. If yet another message with the same ID arrives, the matching algorithm finds out that there are no matching MBs that are "free-to-receive", so it decides to overwrite the last matched MB, which is number 5. In doing so, it sets the CODE field of the MB to indicate OVERRUN.

The ability to match the same ID in more than one MB can be exploited to implement a reception queue (in addition to the full featured FIFO) to allow more time for the CPU to service the MBs. By programming more than one MB with the same ID, received messages will be queued into the MBs. The CPU can examine the Time Stamp field of the MBs to determine the order in which the messages arrived.

Matching to a range of IDs is possible by using ID Acceptance Masks. FlexCAN supports individual masking per MB. Refer to the description of the Rx Individual Mask Registers (RXIMRx). During the matching algorithm, if a mask bit is asserted, then the corresponding ID bit is compared. If the mask bit is negated, the corresponding ID bit is "don't care". Please note that the Individual Mask Registers are implemented in RAM, so they are not initialized out of reset. Also, they can only be programmed while the module is in Freeze Mode; otherwise, they are blocked by hardware.

FlexCAN also supports an alternate masking scheme with only four mask registers (RGXMASK, RX14MASK, RX15MASK and RXFGMASK) for backwards compatibility. This alternate masking scheme is enabled when the IRMQ bit in the MCR Register is negated.

## **54.4.5 Move Process**

There are two types of move process: move-in and move-out.

### **54.4.5.1 Move-in**

The move-in process is the copy of a message received by an Rx SMB to a Rx Mailbox or FIFO that has matched it. If the move destination is the Rx FIFO, attributes of the message are also copied to the RXFIR FIFO. Each Rx SMB has its own move-in process,

but only one is performed at a given time as described ahead. The move-in starts only when the message held by the Rx SMB has a corresponding matching winner (see Section "Matching Process") and all of the following conditions are true:

- the CAN bus has reached or let past either:
  - the second bit of Intermission field next to the frame that carried the message that is in the Rx SMB;
  - the first bit of an overload frame next to the frame that carried the message that is in the Rx SMB;
- there is no ongoing matching process;
- the destination Mailbox is not locked by the CPU;
- there is no ongoing move-in process from another Rx SMB. If more than one move-in processes are to be started at the same time both are performed and the newest substitutes the oldest.

The term *pending move-in* is used throughout the document and stands for a move-to-be that still does not satisfy all of the aforementioned conditions.

The move-in is cancelled and the Rx SMB is able to receive another message if any of the following conditions is satisfied:

- the destination Mailbox is inactivated after the CAN bus has reached the first bit of Intermission field next to the frame that carried the message and its matching process has finished;
- there is a previous pending move-in to the same destination Mailbox;
- the Rx SMB is receiving a frame transmitted by the FlexCAN itself and the self-reception is disabled (MCR[SRXDIS] bit is asserted);
- any CAN protocol error is detected.

Note that the pending move-in is not cancelled if the module enters Freeze or Low Power Mode. It only stays on hold waiting for exiting Freeze and Low Pwer Mode and to be unlocked. If an MB is unlocked during Freeze Mode, the move-in happens immediately.

The move-in process is the execution by the FlexCAN of the following steps:

1. if the message is destined to the Rx FIFO, push IDHIT into the RXFIR FIFO;
2. reads the words DATA0-3 and DATA4-7 from the Rx SMB;
3. writes it in the words DATA0-3 and DATA4-7 of the Rx Mailbox;
4. reads the words Control/Status and ID from the Rx SMB;
5. writes it in the words Control/Status and ID of the Rx Mailbox, updating the CODE field.

The move-in process is not atomic, in such a way that it is immediately cancelled by the inactivation of the destination Mailbox (see Section "Message Buffer Inactivation") and in this case the Mailbox may be left partially updated, thus incoherent. The exception is if the move-in destination is an Rx FIFO Message Buffer, then the process cannot be cancelled.

The BUSY Bit (least significant bit of the CODE field) of the destination Message Buffer is asserted while the move-in is being performed to alert the CPU that the Message Buffer content is temporarily incoherent.

### 54.4.5.2 Move-out

The move-out process is the copy of the content from a Tx Mailbox to the Tx SMB when a message for transmission is available (see Section "Arbitration process"). The move-out occurs in the following conditions:

- the first bit of Intermission field;
- during Busoff field when TX Error Counter is in the 124 to 128 range;
- during BusIdle field
- during Wait For Bus Idle field

The move-out process is not atomic. Only the CPU has priority to access the memory concurrently out of BusIdle state. In BusIdle, the move-out has the lowest priority to the concurrent memory accesses.

## 54.4.6 Data Coherence

In order to maintain data coherency and FlexCAN proper operation, the CPU must obey the rules described in [Transmit Process](#) and [Receive Process](#). Any form of CPU accessing an MB structure within FlexCAN other than those specified may cause FlexCAN to behave in an unpredictable way.

### 54.4.6.1 Transmission Abort Mechanism

The abort mechanism provides a safe way to request the abortion of a pending transmission. A feedback mechanism is provided to inform the CPU if the transmission was aborted or if the frame could not be aborted and was transmitted instead.

Two primary conditions must be fulfilled in order to abort a transmission:

- MCR[AEN] bit must be asserted;
- the first CPU action must be the writing of abort code (0b1001) into the CODE field of the Control and Status word.

The active MBs configured as transmission must be aborted first and then they may be updated. If the abort code is written to a Mailbox that is currently being transmitted, or to a Mailbox that was already loaded into the SMB for transmission, the write operation is blocked and the MB is kept active, but the abort request is captured and kept pending until one of the following conditions are satisfied:

- The module loses the bus arbitration
- There is an error during the transmission
- The module is put into Freeze Mode
- The module enters in BusOff state
- There is an overload frame

If none of conditions above are reached, the MB is transmitted correctly, the interrupt flag is set in the IFLAG register and an interrupt to the CPU is generated (if enabled). The abort request is automatically cleared when the interrupt flag is set. On the other hand, if one of the above conditions is reached, the frame is not transmitted; therefore, the abort code is written into the CODE field, the interrupt flag is set in the IFLAG and an interrupt is (optionally) generated to the CPU.

If the CPU writes the abort code before the transmission begins internally, then the write operation is not blocked; therefore, the MB is updated and the interrupt flag is set. In this way the CPU just needs to read the abort code to make sure the active MB was *safely inactivated*. Although the AEN bit is asserted and the CPU wrote the abort code, in this case the MB is inactivated and not aborted, because the transmission did not start yet. One Mailbox is only aborted when the abort request is captured and kept pending until one of the previous conditions are satisfied.

The abort procedure can be summarized as follows:

- CPU checks the corresponding IFLAG and clears it, if asserted.
- CPU writes 0b1001 into the CODE field of the C/S word.
- CPU waits for the corresponding IFLAG indicating that the frame was either transmitted or aborted.

## Functional Description

- CPU reads the CODE field to check if the frame was either transmitted (CODE=0b1000) or aborted (CODE=0b1001).
- It is necessary to clear the corresponding IFLAG in order to allow the MB to be reconfigured.

### 54.4.6.2 Message Buffer Inactivation

Inactivation is a mechanism provided to protect the Mailbox against updates by the FlexCAN internal processes, thus allowing the CPU to rely on Mailbox data coherence after having updated it, even in Normal Mode.

Inactivation of transmission Mailboxes must be performed just when MCR[AEN] bit is deasserted.

If a Mailbox is inactivated it participates in neither the arbitration process nor the matching process until it is reactivated. See Section "Transmit Process" and Section "Receive Process" for more detailed instruction on how to inactivate and reactivate a Mailbox.

In order to inactivate a Mailbox the CPU must update its CODE field to INACTIVE (either 0b0000 or 0b1000).

As the user is not able to synchronize the CODE field update with the FlexCAN internal processes an inactivation can lead to undesirable results:

- a frame in the bus that matches the filtering of the inactivated Rx Mailbox may be lost without notice, even if there are other Mailboxes with the same filter;
- a frame containing the message within the inactivated Tx Mailbox may be transmitted without notice.

In order to eliminate such risk and perform a *safe inactivation* the CPU must use the following mechanism along with the inactivation itself:

- for Tx Mailboxes, the Transmission Abort (see Section "Transmission Abort Mechanism");

The inactivation automatically unlocks the Mailbox (see Section "Message Buffer Lock Mechanism").

#### NOTE

Message Buffers that are part of the Rx FIFO cannot be inactivated. There is no write protection on the FIFO region by

FlexCAN. CPU must maintain data coherency in the FIFO region when RFEN is asserted.

### 54.4.6.3 Message Buffer Lock Mechanism

Besides MB inactivation, FlexCAN has another data coherence mechanism for the receive process. When the CPU reads the Control and Status word of an Rx MB with codes FULL or OVERRUN, FlexCAN assumes that the CPU wants to read the whole MB in an atomic operation, and thus it sets an internal lock flag for that MB. The lock is released when the CPU reads the Free Running Timer (global unlock operation), or when it reads the Control and Status word of another MB regardless of its code, or when the CPU writes into C/S word from locked MB. The MB locking is done to prevent a new frame to be written into the MB while the CPU is reading it.

#### NOTE

The locking mechanism only applies to Rx MBs that are not part of FIFO and have a code different than INACTIVE (0b0000) or EMPTY<sup>1</sup> (0b0100). Also, Tx MBs can not be locked.

Suppose, for example, that the FIFO is disabled and the second and the fifth MBs of the array are programmed with the same ID, and FlexCAN has already received and stored messages into these two MBs. Suppose now that the CPU decides to read MB number 5 and at the same time another message with the same ID is arriving. When the CPU reads the Control and Status word of MB number 5, this MB is locked. The new message arrives and the matching algorithm finds out that there are no "free-to-receive" MBs, so it decides to override MB number 5. However, this MB is locked, so the new message can not be written there. It will remain in the SMB waiting for the MB to be unlocked, and only then will be written to the MB. If the MB is not unlocked in time and yet another new message with the same ID arrives, then the new message overwrites the one on the SMB and there will be no indication of lost messages either in the CODE field of the MB or in the Error and Status Register.

While the message is being moved-in from the SMB to the MB, the BUSY bit on the CODE field is asserted. If the CPU reads the Control and Status word and finds out that the BUSY bit is set, it should defer accessing the MB until the BUSY bit is negated.

#### Note

If the BUSY bit is asserted or if the MB is empty, then reading the Control and Status word does not lock the MB.

---

1. In previous FlexCAN versions, reading the C/S word locked the MB even if it was EMPTY. This behavior is maintained when the IRMQ bit is negated.

Inactivation takes precedence over locking. If the CPU inactivates a locked Rx MB, then its lock status is negated and the MB is marked as invalid for the current matching round. Any pending message on the SMB will not be transferred anymore to the MB. An MB is unlocked when the CPU reads the Free Running Timer Register (see Section "Free Running Timer Register (TIMER)"), or the C/S word of another MB.

Lock and unlock mechanisms have the same functionality in both Normal and Freeze modes.

An unlock during Normal or Freeze mode results in the move-in of the pending message. However, the move-in is postponed if an unlock occurs during any of the low power modes (see in Section "Modes of Operation" specific information on Module Disable, Doze or Stop modes) and it will take place only when the module resumes to Normal or Freeze modes.

### 54.4.7 Rx FIFO

The receive-only FIFO is enabled by asserting the RFEN bit in the MCR. The reset value of this bit is zero to maintain software backward compatibility with previous versions of the module that did not have the FIFO feature. The FIFO is 6-message deep, therefore when the FIFO is enabled, the memory region occupied by the first 6 Message Buffers is reserved for use of the FIFO engine (see [Rx FIFO Structure](#)). The CPU can read the received messages sequentially, in the order they were received, by repeatedly reading a Message Buffer structure at the output of the FIFO.

The IFLAG[BUF5I] (Frames available in Rx FIFO) is asserted when there is at least one frame available to be read from the FIFO. An interrupt is generated if it is enabled by the corresponding mask bit. Upon receiving the interrupt, the CPU can read the message (accessing the output of the FIFO as a Message Buffer) and the RXFIR register and then clear the interrupt. If there are more messages in the FIFO the act of clearing the interrupt updates the output of the FIFO with the next message and update the RXFIR with the attributes of that message, reissuing the interrupt to the CPU. Otherwise, the flag remains negated. The output of the FIFO is only valid whilst the IFLAG[BUF5I] is asserted.

The IFLAG[BUF6I] (Rx FIFO Warning) is asserted when the number of unread messages within the Rx FIFO is increased to 5 from 4 due to the reception of a new one, meaning that the Rx FIFO is almost full. The flag remains asserted until the CPU clears it.

The IFLAG[BUF7I] (Rx FIFO Overflow) is asserted when an incoming message was lost because the Rx FIFO is full. Note that the flag will not be asserted when the Rx FIFO is full and the message was captured by a Mailbox. The flag remains asserted until the CPU clears it.

Clearing one of those three flags does not affect the state of the other two.

An interrupt is generated if an IFLAG bit is asserted and the corresponding mask bit is asserted too.

A powerful filtering scheme is provided to accept only frames intended for the target application, thus reducing the interrupt servicing work load. The filtering criteria is specified by programming a table of up to 128 32-bit registers, according to CTRL2[RFFN] setting, that can be configured to one of the following formats (see also [Rx FIFO Structure](#)):

- Format A: 128 IDAFs (extended or standard IDs including IDE and RTR)
- Format B: 256 IDAFs (standard IDs or extended 14-bit ID slices including IDE and RTR)
- Format C: 512 IDAFs (standard or extended 8-bit ID slices)

### Note

A chosen format is applied to all entries of the filter table. It is not possible to mix formats within the table.

Every frame available in the FIFO has a corresponding IDHIT (Identifier Acceptance Filter Hit Indicator) that can be read by accessing the RXFIR register. The RXFIR[IDHIT] field refers to the message at the output of the FIFO and is valid while the IFLAG[BUF5I] flag is asserted. The RXFIR register must be read only before clearing the flag, which guarantees that the information refers to the correct frame within the FIFO.

Up to thirty two elements of the filter table are individually affected by the Individual Mask Registers (RXIMRx), according to the setting of CTRL2[RFFN], allowing very powerful filtering criteria to be defined. If the IRMQ bit is negated, then the FIFO filter table is affected by RXFGMASK.

## 54.4.8 CAN Protocol Related Features

This section describes the CAN protocol related features.

### 54.4.8.1 Remote Frames

Remote frame is a special kind of frame. The user can program a mailbox to be a Remote Request Frame by writing the mailbox as Transmit with the RTR bit set to '1'. After the remote request frame is transmitted successfully, the mailbox becomes a Receive Message Buffer, with the same ID as before.

When a remote request frame is received by FlexCAN, it can be treated in three ways, depending on Remote Request Storing (CTRL2[RRS]) and Rx FIFO Enable (MCR[RFEN]) bits:

- If RRS is negated the frame's ID is compared to the IDs of the Transmit Message Buffers with the CODE field 0b1010. If there is a matching ID, then this mailbox frame will be transmitted. Note that if the matching mailbox has the RTR bit set, then FlexCAN will transmit a remote frame as a response. The received remote request frame is not stored in a receive buffer. It is only used to trigger a transmission of a frame in response. The mask registers are not used in remote frame matching, and all ID bits (except RTR) of the incoming received frame should match. In the case that a remote request frame was received and matched a mailbox, this message buffer immediately enters the internal arbitration process, but is considered as normal Tx mailbox, with no higher priority. The data length of this frame is independent of the DLC field in the remote frame that initiated its transmission.
- If RRS is asserted the frame's ID is compared to the IDs of the receive mailboxes with the CODE field 0b0100, 0b0010 or 0b0110. If there is a matching ID, then this mailbox will store the remote frame in the same fashion of a data frame. No automatic remote response frame will be generated. The mask registers are used in the matching process.
- If RFEN is asserted FlexCAN will not generate an automatic response for remote request frames that match the FIFO filtering criteria. If the remote frame matches one of the target IDs, it will be stored in the FIFO and presented to the CPU. Note that for filtering formats A and B, it is possible to select whether remote frames are accepted or not. For format C, remote frames are always accepted (if they match the ID). Remote Request Frames are considered as normal frames, and generate a FIFO overflow when a successful reception occurs and the FIFO is already full.

### 54.4.8.2 Overload Frames

FlexCAN does transmit overload frames due to detection of following conditions on CAN bus:

- Detection of a dominant bit in the first/second bit of Intermission
- Detection of a dominant bit at the 7th bit (last) of End of Frame field (Rx frames)
- Detection of a dominant bit at the 8th bit (last) of Error Frame Delimiter or Overload Frame Delimiter


### 54.4.8.3 Time Stamp

The value of the Free Running Timer is sampled at the beginning of the Identifier field on the CAN bus, and is stored at the end of "move-in" in the TIME STAMP field, providing network behavior with respect to time.

Note that the Free Running Timer can be reset upon a specific frame reception, enabling network time synchronization. Refer to the TSYN description in the description of the Control 1 Register (CTRL1).

### 54.4.8.4 Protocol Timing

The following figure shows the structure of the clock generation circuitry that feeds the CAN Protocol Engine (PE) sub-module. The clock source bit CLKSRC in the CTRL1 Register defines whether the internal clock is connected to the output of a crystal oscillator (Oscillator Clock) or to the Peripheral Clock (generally from a PLL). In order to guarantee reliable operation, the clock source should be selected while the module is in Disable Mode (bit MDIS set in the Module Configuration Register).



**Figure 54-104. CAN Engine Clocking Scheme**

The crystal oscillator clock should be selected whenever a tight tolerance (up to 0.1%) is required in the CAN bus timing. The crystal oscillator clock has better jitter performance than PLL generated clocks.


The FlexCAN module supports a variety of means to setup bit timing parameters that are required by the CAN protocol. The Control Register has various fields used to control bit timing parameters: PRES DIV, PROPSEG, PSEG1, PSEG2 and RJW. See the description of the Control 1 Register (CTRL1).

The PRESDIV field controls a prescaler that generates the Serial Clock (Sclock), whose period defines the 'time quantum' used to compose the CAN waveform. A time quantum is the atomic unit of time handled by the CAN engine.

$$f_{Tq} = \frac{f_{CANCLK}}{\text{(Prescaler Value)}}$$

A bit time is subdivided into three segments<sup>2</sup> (reference [Figure 54-105](#) and [Table 54-118](#)):

- SYNC\_SEG: This segment has a fixed length of one time quantum. Signal edges are expected to happen within this section
- Time Segment 1: This segment includes the Propagation Segment and the Phase Segment 1 of the CAN standard. It can be programmed by setting the PROPSEG and the PSEG1 fields of the CTRL1 Register so that their sum (plus 2) is in the range of 4 to 16 time quanta
- Time Segment 2: This segment represents the Phase Segment 2 of the CAN standard. It can be programmed by setting the PSEG2 field of the CTRL1 Register (plus 1) to be 2 to 8 time quanta long



**Figure 54-105. Segments within the Bit Time**

2. For further explanation of the underlying concepts please refer to ISO/DIS 11519-1, Section 10.3. Reference also the Bosch CAN 2.0A/B protocol specification dated September 1991 for bit timing.

Whenever CAN bit is used as a measure of duration (e.g. MCR[FRZACK] and MCR[LPMACK]), the number of peripheral clocks in one CAN bit can be calculated as:

$$NCCP = \frac{f_{SYS} \times [1 + (PSEG1 + 1) + (PSEG2 + 1) + (PROPSEG + 1)] \times (PRES DIV + 1)}{f_{CANCLK}}$$

where:

- NCCP is the number of peripheral clocks in one CAN bit;
- $f_{CANCLK}$  is the Protocol Engine (PE) Clock (see Figure "CAN Engine Clocking Scheme"), in Hz;
- $f_{SYS}$  is the frequency of operation of the system (CHI) clock, in Hz;
- PSEG1 is the value in CTRL1[PSEG1] field;
- PSEG2 is the value in CTRL1[PSEG2] field;
- PROPSEG is the value in CTRL1[PROPSEG] field;
- PRES DIV is the value in CTRL1[PRES DIV] field.

For example, 180 CAN bits = 180 x NCCP peripheral clock periods.

**Table 54-118. Time Segment Syntax**

Syntax	Description
SYNC_SEG	System expects transitions to occur on the bus during this period.
Transmit Point	A node in transmit mode transfers a new value to the CAN bus at this point.
Sample Point	A node samples the bus at this point. If the three samples per bit option is selected, then this point marks the position of the third sample.

The following table gives an overview of the CAN compliant segment settings and the related parameter values.

**Table 54-119. CAN Standard Compliant Bit Time Segment Settings**


Time Segment 1	Time Segment 2	Re-synchronization Jump Width
5 .. 10	2	1 .. 2
4 .. 11	3	1 .. 3
5 .. 12	4	1 .. 4
6 .. 13	5	1 .. 4
7 .. 14	6	1 .. 4
8 .. 15	7	1 .. 4
9 .. 16	8	1 .. 4

**Note**


It is the user's responsibility to ensure the bit time settings are in compliance with the CAN standard. For bit time calculations, use an IPT (Information Processing Time) of 2, which is the value implemented in the FlexCAN module.

**54.4.8.5 Arbitration and Matching Timing**


During normal reception and transmission of frames, the matching, arbitration, move-in and move-out processes are executed during certain time windows inside the CAN frame, as shown in the following figures.



**Figure 54-106. Matching and Move-In Time Windows**



**Figure 54-107. Arbitration and Move-Out Time Windows**



**Figure 54-108. Arbitration at the end of Bus Off and Move-Out Time Windows**

**NOTE**

The matching and arbitration timing shown in the preceding figures do not take into account the delay caused by the

concurrent memory access due to the CPU or other internal peripheral.

When doing matching and arbitration, FlexCAN needs to scan the whole Message Buffer memory during the available time slot. In order to have sufficient time to do that, the following requirements must be observed:

- A valid CAN bit timing must be programmed, as indicated in [Table 54-119](#)
- The peripheral clock frequency can not be smaller than the oscillator clock frequency, i.e. the PLL can not be programmed to divide down the oscillator clock; see [Clock domains and restrictions](#)
- There must be a minimum ratio between the peripheral clock frequency and the CAN bit rate, as specified in the following table

**Table 54-120. Minimum Ratio Between Peripheral Clock Frequency and CAN Bit Rate**

Number of Message Buffers	RFEN	Minimum Number of Peripheral Clocks per CAN bit
16 and 32	0	16
64	0	25
16	1	16
32	1	17
64	1	30

A direct consequence of the first requirement is that the minimum number of time quanta per CAN bit must be 8, so the oscillator clock frequency should be at least 8 times the CAN bit rate. The minimum frequency ratio specified in the preceding table can be achieved by choosing a high enough peripheral clock frequency when compared to the oscillator clock frequency, or by adjusting one or more of the bit timing parameters (PRES DIV, PROPSEG, PSEG1, PSEG2) contained in the Control 1 Register (CTRL1).

In case of synchronous operation (when the peripheral clock frequency is equal to the oscillator clock frequency), the number of peripheral clocks per CAN bit can be adjusted by selecting an adequate value for PRES DIV in order to meet the requirement in the preceding table. In case of asynchronous operation (the peripheral clock frequency greater than the oscillator clock frequency), the number of peripheral clocks per CAN bit can be adjusted by both PRES DIV and/or the frequency ratio.

As an example, taking the case of 64 MBs, if the oscillator and peripheral clock frequencies are equal and the CAN bit timing is programmed to have 8 time quanta per bit, then the prescaler factor (PRESDIV + 1) should be at least 2. For prescaler factor equal to one and CAN bit timing with 8 time quanta per bit, the ratio between peripheral and oscillator clock frequencies should be at least 2.

## 54.4.9 Modes of Operation Details

The FlexCAN module has four functional modes (Normal Mode, Freeze Mode, Listen-Only Mode and Loop-Back Mode) and three low power modes (Disable Mode, Doze Mode and Stop Mode). See [Modes of Operation](#) for an introductory description of all these modes of operation. The following sub-sections contain functional details on Freeze mode and the low power modes.

### CAUTION

“Permanent Dominant” failure on CAN Bus line is not supported by FlexCAN. If a Low Power request or Freeze Mode request is done during a “Permanent Dominant”, the corresponding acknowledge can never be asserted.

### 54.4.9.1 Freeze Mode

This mode is requested by the CPU through the assertion of the HALT bit in the MCR Register or when the MCU is put into Debug Mode. In both cases it is also necessary that the FRZ bit is asserted in the MCR Register and the module is not in any of the low power modes (Disable, Doze, Stop). The acknowledgement is obtained through the assertion by the FlexCAN of FRZ\_ACK bit in the same register. The CPU must only consider the FlexCAN in Freeze Mode when both request and acknowledgement conditions are satisfied.

When Freeze Mode is requested during transmission or reception, FlexCAN does the following:

- Waits to be in either Intermission, Passive Error, Bus Off or Idle state
- Waits for all internal activities like arbitration, matching, move-in and move-out to finish. A pending move-in is not taken into account.
- Ignores the Rx input pin and drives the Tx pin as recessive
- Stops the prescaler, thus halting all CAN protocol activities

- Grants write access to the Error Counters Register, which is read-only in other modes
- Sets the NOT\_RDY and FRZ\_ACK bits in MCR

After requesting Freeze Mode, the user must wait for the FRZ\_ACK bit to be asserted in MCR before executing any other action, otherwise FlexCAN may operate in an unpredictable way. In Freeze mode, all memory mapped registers are accessible, except for CTRL1[CLK\_SRC] bit that can be read but cannot be written.

Exiting Freeze Mode is done in one of the following ways:

- CPU negates the FRZ bit in the MCR Register
- The MCU is removed from Debug Mode and/or the HALT bit is negated

The FRZ\_ACK bit is negated after the protocol engine recognizes the negation of the freeze request. Once out of Freeze Mode, FlexCAN tries to re-synchronize to the CAN bus by waiting for 11 consecutive recessive bits.

#### 54.4.9.2 Module Disable Mode

This low power mode is normally used to temporarily disable a complete FlexCAN block, with no power consumption. It is requested by the CPU through the assertion of the MDIS bit in the MCR Register and the acknowledgement is obtained through the assertion by the FlexCAN of the LPM\_ACK bit in the same register. The CPU must only consider the FlexCAN in Disable Mode when both request and acknowledgement conditions are satisfied.

If the module is disabled during Freeze Mode, it requests to disable the clocks to the PE and CHI sub-modules, sets the LPM\_ACK bit and negates the FRZ\_ACK bit. If the module is disabled during transmission or reception, FlexCAN does the following:

- Waits to be in either Idle or Bus Off state, or else waits for the third bit of Intermission and then checks it to be recessive
- Waits for all internal activities like arbitration, matching, move-in and move-out to finish. A pending move-in is not taken into account.
- Ignores its Rx input pin and drives its Tx pin as recessive
- Shuts down the clocks to the PE and CHI sub-modules
- Sets the NOTRDY and LPMACK bits in MCR

The Bus Interface Unit continues to operate, enabling the CPU to access memory mapped registers, except the Rx Mailboxes Global Mask Registers, the Rx Buffer 14 Mask Register, the Rx Buffer 15 Mask Register, the Rx FIFO Global Mask Register. The Rx FIFO Information Register, the Message Buffers, the Rx Individual Mask Registers, and the reserved words within RAM may not be accessed when the module is in Disable Mode. Exiting from this mode is done by negating the MDIS bit by the CPU, which causes the FlexCAN to request to resume the clocks and negate the LPM\_ACK bit after the CAN protocol engine recognizes the negation of disable mode requested by the CPU.

### **54.4.9.3 Doze Mode**

This is a system low power mode in which the CPU bus is kept alive and a global Doze Mode request is sent to all peripherals asking them to enter low power mode. When Doze Mode is globally requested, the DOZE bit in MCR Register needs to have been asserted previously for Doze Mode to be triggered. The acknowledgement is obtained through the assertion by the FlexCAN of the LPM\_ACK bit in the same register. The CPU must only consider the FlexCAN in Doze Mode when both request and acknowledgement conditions are satisfied.

If Doze Mode is triggered during Freeze Mode, FlexCAN requests to shut down the clocks to the PE and CHI sub-modules, sets the LPM\_ACK bit and negates the FRZ\_ACK bit. If Doze Mode is triggered during transmission or reception, FlexCAN does the following:

- Waits to be in either Idle or Bus Off state, or else waits for the third bit of Intermission and checks it to be recessive
- Waits for all internal activities like arbitration, matching, move-in and move-out to finish. A pending move-in is not taken into account.
- Ignores its Rx input pin and drives its Tx pin as recessive
- Shuts down the clocks to the PE and CHI sub-modules
- Sets the NOT\_RDY and LPM\_ACK bits in MCR

The Bus Interface Unit continues to operate, enabling the CPU to access memory mapped registers, except the Rx Mailboxes Global Mask Registers, the Rx Buffer 14 Mask Register, the Rx Buffer 15 Mask Register, the Rx FIFO Global Mask Register. The Rx FIFO Information Register, the Message Buffers, the Rx Individual Mask Registers, and the reserved words within RAM may not be accessed when the module is in Doze Mode.

Exiting Doze Mode is done in one of the following ways:

- CPU removing the Doze Mode request
- CPU negating the DOZE bit of the MCR Register
- Self Wake mechanism

In the Self Wake mechanism, if the SLF\_WAK bit in MCR Register was set at the time FlexCAN entered Doze Mode, then upon detection of a recessive to dominant transition on the CAN bus, FlexCAN negates the DOZE bit, requests to resume its clocks and negates the LPM\_ACK after the CAN protocol engine recognizes the negation of the Doze Mode request. It also sets the WAK\_INT bit in the ESR Register and, if enabled by the WAK\_MSK bit in MCR, generates a Wake Up interrupt to the CPU. FlexCAN will then wait for 11 consecutive recessive bits to synchronize to the CAN bus. As a consequence, it will not receive the frame that woke it up. The following table details the effect of SLF\_WAK and WAK\_MSK upon wake-up from Doze Mode.

**Table 54-121. Wake-up from Doze Mode**

SLF_WAK	WAK_INT	WAK_MSK	FlexCAN Clocks Enabled	Wake-up Interrupt Generated
0	-	-	No	No
0	-	-	No	No
1	0	0	No	No
1	0	1	No	No
1	1	0	Yes	No
1	1	1	Yes	Yes

#### 54.4.9.4 Stop Mode

This is a system low power mode in which all MCU clocks can be stopped for maximum power savings. The Stop Mode is globally requested by the CPU and the acknowledgement is obtained through the assertion by the FlexCAN of a Stop Acknowledgement signal. The CPU must only consider the FlexCAN in Stop Mode when both request and acknowledgement conditions are satisfied.

If FlexCAN receives the global Stop Mode request during Freeze Mode, it sets the LPM\_ACK bit, negates the FRZ\_ACK bit and then sends the Stop Acknowledge signal to the CPU, in order to shut down the clocks globally. If Stop Mode is requested during transmission or reception, FlexCAN does the following:

- Waits to be in either Idle or Bus Off state, or else waits for the third bit of Intermission and checks it to be recessive

## Functional Description

- Waits for all internal activities like arbitration, matching, move-in and move-out to finish. A pending move-in is not taken into account.
- Ignores its Rx input pin and drives its Tx pin as recessive
- Sets the NOT\_RDY and LPM\_ACK bits in MCR
- Sends a Stop Acknowledge signal to the CPU, so that it can shut down the clocks globally

Exiting Stop Mode is done in one of the following ways:

- CPU resuming the clocks and removing the Stop Mode request
- CPU resuming the clocks and Stop Mode request as a result of the Self Wake mechanism

In the Self Wake mechanism, if the SLF\_WAK bit in MCR Register was set at the time FlexCAN entered Stop Mode, then upon detection of a recessive to dominant transition on the CAN bus, FlexCAN sets the WAK\_INT bit in the ESR Register and, if enabled by the WAK\_MSK bit in MCR, generates a Wake Up interrupt to the CPU. Upon receiving the interrupt, the CPU should resume the clocks and remove the Stop Mode request. FlexCAN will then wait for 11 consecutive recessive bits to synchronize to the CAN bus. As a consequence, it will not receive the frame that woke it up. The following table details the effect of SLF\_WAK and WAK\_MSK upon wake-up from Stop Mode. Note that wake-up from Stop Mode only works when both bits are asserted.

After the CAN protocol engine recognizes the negation of the Stop Mode request, the FlexCAN negates the LPM\_ACK bit.

**Table 54-122. Wake-up from Stop Mode**

SLF_WAK	WAK_INT	WAK_MSK	MCU Clocks Enabled	Wake-up Interrupt Generated
0	-	-	No	No
0	-	-	No	No
1	0	0	No	No
1	0	1	No	No
1	1	0	No	No
1	1	1	Yes	Yes

## 54.4.10 Interrupts

Each one of the message buffers can be an interrupt source, if its corresponding IMASK bit is set. There is no distinction between Tx and Rx interrupts for a particular buffer, under the assumption that the buffer is initialized for either transmission or reception. Each of the buffers has assigned a flag bit in the IFLAG Registers. The bit is set when the corresponding buffer completes a successful transmission/reception and is cleared when the CPU writes it to '1' (unless another interrupt is generated at the same time).

### Note

It must be guaranteed that the CPU only clears the bit causing the current interrupt. For this reason, bit manipulation instructions (BSET) must not be used to clear interrupt flags. These instructions may cause accidental clearing of interrupt flags which are set after entering the current interrupt service routine.

If the Rx FIFO is enabled (bit RFEN on MCR set), the interrupts corresponding to MBs 0 to 7 have a different behavior. Bit 7 of the IFLAG1 becomes the "FIFO Overflow" flag; bit 6 becomes the FIFO Warning flag, bit 5 becomes the "Frames Available in FIFO flag" and bits 4-0 are unused. See the description of the Interrupt Flags 1 Register (IFLAG1) for more information.

A combined interrupt for all MBs is generated by an Or of all the interrupt sources from MBs. This interrupt gets generated when any of the MBs or FIFO generates an interrupt. In this case the CPU must read the IFLAG Registers to determine which MB or FIFO caused the interrupt.

The other interrupt sources (Bus Off, Error, Tx Warning, Rx Warning, and Wake Up) generate interrupts like the MB ones, and can be read from both the Error and Status Register 1 and 2. The Bus Off, Error, Tx Warning and Rx Warning interrupt mask bits are located in the Control 1 Register; the Wake-Up interrupt mask bit is located in the MCR.

## 54.4.11 Bus Interface

The CPU access to FlexCAN registers are subject to the following rules:

- Unrestricted read and write access to supervisor registers (registers identified with S/U in Table "Module Memory Map" in Supervisor Mode or with S only) results in access error.
- Read and write access to implemented reserved address space results in access error.

- Write access to positions whose bits are all currently read-only results in access error. If at least one of the bits is not read-only then no access error is issued. Write permission to positions or some of their bits can change depending on the mode of operation or transitory state. Refer to register and bit descriptions for details.
- Read and write access to unimplemented address space results in access error.
- Read and write access to RAM located positions during Low Power Mode results in access error.
- If MAXMB is programmed with a value smaller than the available number of MBs, then the unused memory space can be used as general purpose RAM space. Note that reserved words within RAM cannot be used. As an example, suppose FlexCAN is configured with 16 MBs, RFFN is 0x0, and MAXMB is programmed with zero. The maximum number of MBs in this case becomes one. The RAM starts at 0x0080, and the space from 0x0080 to 0x008F is used by the one MB. The memory space from 0x0090 to 0x017F is available. The space between 0x0180 and 0x087F is reserved. The space from 0x0880 to 0x0883 is used by the one Individual Mask and the available memory in the Mask Registers space would be from 0x0884 to 0x08BF. From 0x08C0 through 0x09DF there are reserved words for internal use which cannot be used as general purpose RAM. As a general rule, free memory space for general purpose depends only on MAXMB.

### Note

Unused MB space must not be used as general purpose RAM while FlexCAN is transmitting and receiving CAN frames.

## 54.5 Initialization/Application Information

This section provide instructions for initializing the FlexCAN module.

### 54.5.1 FlexCAN Initialization Sequence

The FlexCAN module may be reset in three ways:

- MCU level hard reset, which resets all memory mapped registers asynchronously
- MCU level soft reset, which resets some of the memory mapped registers synchronously (refer to [Table 54-2](#) to see what registers are affected by soft reset)
- SOFT\_RST bit in MCR, which has the same effect as the MCU level soft reset

Soft reset is synchronous and has to follow an internal request/acknowledge procedure across clock domains. Therefore, it may take some time to fully propagate its effects. The SOFT\_RST bit remains asserted while soft reset is pending, so software can poll this bit to know when the reset has completed. Also, soft reset can not be applied while clocks are shut down in any of the low power modes. The low power mode should be exited and the clocks resumed before applying soft reset.

The clock source (CLK\_SRC bit) should be selected while the module is in Disable Mode. After the clock source is selected and the module is enabled (MDIS bit negated), FlexCAN automatically goes to Freeze Mode. In Freeze Mode, FlexCAN is unsynchronized to the CAN bus, the HALT and FRZ bits in MCR Register are set, the internal state machines are disabled and the FRZ\_ACK and NOT\_RDY bits in the MCR Register are set. The Tx pin is in recessive state and FlexCAN does not initiate any transmission or reception of CAN frames. Note that the Message Buffers and the Rx Individual Mask Registers are not affected by reset, so they are not automatically initialized.

For any configuration change/initialization it is required that FlexCAN is put into Freeze Mode (see [Freeze Mode](#)). The following is a generic initialization sequence applicable to the FlexCAN module:

- Initialize the Module Configuration Register
  - Enable the individual filtering per MB and reception queue features by setting the IRMQ bit
  - Enable the warning interrupts by setting the WRN\_EN bit
  - If required, disable frame self reception by setting the SRX\_DIS bit
  - Enable the Rx FIFO by setting the RFEN bit
  - Enable the abort mechanism by setting the AEN bit
  - Enable the local priority feature by setting the LPRIO\_EN bit
- Initialize the Control Register
  - Determine the bit timing parameters: PROPSEG, PSEG1, PSEG2, RJW
  - Determine the bit rate by programming the PRES DIV field
  - Determine the internal arbitration mode (LBUF bit)
- Initialize the Message Buffers
  - The Control and Status word of all Message Buffers must be initialized

## Initialization/Application Information

- If Rx FIFO was enabled, the ID filter table must be initialized
- Other entries in each Message Buffer should be initialized as required
- Initialize the Rx Individual Mask Registers
- Set required interrupt mask bits in the IMASK Registers (for all MB interrupts), in CTRL Register (for Bus Off and Error interrupts) and in MCR Register for Wake-Up interrupt
- Negate the HALT bit in MCR

Starting with the last event, FlexCAN attempts to synchronize to the CAN bus.

# Chapter 55

## SPI (DSPI)

### 55.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The serial peripheral interface module provides a synchronous serial bus for communication between an MCU and an external peripheral device.

#### 55.1.1 Block Diagram

The block diagram of this module is as follows:




Figure 55-1. DSPI Block Diagram

## 55.1.2 Features

The DSPI supports these SPI features:

- Full-duplex, Four-wire synchronous transfers
- Master and slave modes
  - Data streaming operation in slave mode with continuous slave selection
- Buffered transmit operation using the TX FIFO with depth of 4 entries
- Buffered receive operation using the RX FIFO with depth of 4 entries
- Asynchronous clocking scheme for Register and Protocol Interfaces
- TX and RX FIFOs can be disabled individually for low-latency updates to SPI queues

- Visibility into TX and RX FIFOs for ease of debugging
- Programmable transfer attributes on a per-frame basis:
  - 2 transfer attribute registers
  - Serial clock with programmable polarity and phase
  - Various programmable delays
  - Programmable serial frame size of 4 to 16 bits, expandable by software control
    - SPI frames longer than 16 bits can be supported using the continuous selection format.
  - Continuously held chip select capability
- 6 Peripheral Chip Selects, expandable to 64 with external demultiplexer
- Deglitching support for up to 32 Peripheral Chip Select with external demultiplexer
- DMA support for adding entries to TX FIFO and removing entries from RX FIFO:
  - TX FIFO is not full (TFFF)
  - RX FIFO is not empty (RFDF)
- Interrupt conditions:
  - End of queue reached (EOQF)
  - TX FIFO is not full (TFFF)
  - Transfer of current frame complete (TCF)
  - Attempt to transmit with an empty Transmit FIFO (TFUF)
  - RX FIFO is not empty (RFDF)
  - Frame received while Receive FIFO is full (RFOF)
- Global interrupt request line
- Modified SPI transfer formats for communication with slower peripheral devices
- Power-saving architectural features
  - Support for stop mode
  - Support for doze mode

## 55.1.3 DSPI Configurations

The DSPI module always operates in SPI configuration.

### 55.1.3.1 SPI Configuration

The SPI configuration allows the DSPI to send and receive serial data. This configuration allows the DSPI to operate as a basic SPI block with internal FIFOs supporting external queues operation. Transmit data and received data reside in separate FIFOs. The host CPU or a DMA controller read the received data from the receive FIFO and write transmit data to the transmit FIFO.

For queued operations the SPI queues can reside in system RAM, external to the DSPI. Data transfers between the queues and the DSPI FIFOs are accomplished by a DMA controller or host CPU. The following figure shows a system example with DMA, DSPI and external queues in system RAM.




Figure 55-2. DSPI with Queues and DMA

### 55.1.4 Modes of Operation

The DSPI supports the following modes of operation that can be divided into two categories;

- Module-specific modes:
  - Master mode

- Slave mode
- Module disable mode
- MCU-specific modes:
  - External stop mode
  - Debug mode

The DSPI enters module-specific modes when the host writes a DSPI register. The MCU-specific modes are controlled by signals, external to the DSPI. The MCU-specific modes are modes that an MCU may enter in parallel to the DSPI block-specific modes.

#### 55.1.4.1 Master Mode

Master mode allows the DSPI to initiate and control serial communication. In this mode, the SCK signal and the PCS[x] signals are controlled by the DSPI and configured as outputs.

#### 55.1.4.2 Slave Mode

Slave mode allows the DSPI to communicate with SPI bus masters. In this mode, the DSPI responds to externally controlled serial transfers. The SCK signal and the PCS[0]/ $\overline{SS}$  signals are configured as inputs and driven by a SPI bus master.

#### 55.1.4.3 Module Disable Mode

The module disable mode can be used for MCU power management. The clock to the non-memory mapped logic in the DSPI can be stopped while in the module disable mode.

#### 55.1.4.4 External Stop Mode

External stop mode is used for MCU power management. The DSPI supports the Peripheral Bus stop mode mechanism. When a request is made to enter external stop mode, the DSPI block acknowledges the request and completes the transfer in progress. When the DSPI reaches the frame boundary it signals that the system clock to the DSPI module may be shut off.

### 55.1.4.5 Debug Mode

Debug mode is used for system development and debugging. The MCR[FRZ] bit controls DSPI behavior in the debug mode. If the bit is set, the DSPI stops all serial transfers, when the MCU is in debug mode. If the bit is cleared, the MCU debug mode has no effect on the DSPI.

## 55.2 DSPI Signal Descriptions

This section provides the DSPI signals description.

The following table lists the signals that may connect off chip depending on device implementation.

**Table 55-1. DSPI Signal Descriptions**

Signal	Description	I/O
PCS0/ $\overline{SS}$	Master mode: Peripheral Chip Select 0 output Slave mode: Slave Select input	I/O
PCS[3:1]	Master mode: Peripheral Chip Select 1 - 3 Slave mode: Unused	O
PCS4	Master mode: Peripheral Chip Select 4 Slave mode: Unused	O
PCS5/ $\overline{PCSS}$	Master mode: Peripheral Chip Select 5 / Peripheral Chip Select Strobe Slave mode: Unused	O
SIN	Serial Data In	I
SOUT	Serial Data Out	O
SCK	Master mode: Serial Clock (output) Slave mode: Serial Clock (input)	I/O

### 55.2.1 PCS0/ $\overline{SS}$ — Peripheral Chip Select/Slave Select

In master mode, the PCS0 signal is a Peripheral Chip Select output that selects which slave device the current transmission is intended for.

In slave mode, the active low  $\overline{SS}$  signal is a Slave Select input signal that allows a SPI master to select the DSPI as the target for transmission.

### 55.2.2 PCS1 - PCS3 — Peripheral Chip Selects 1 - 3

PCS1 - PCS3 are Peripheral Chip Select output signals in master mode.

In slave mode, these signals are unused.

### 55.2.3 PCS4 — Peripheral Chip Select 4

In master mode, PCS4 is a Peripheral Chip Select output signal.

In slave mode, this signal is unused.

### 55.2.4 PCS5/ $\overline{\text{PCSS}}$ — Peripheral Chip Select 5/Peripheral Chip Select Strobe

PCS5 is a Peripheral Chip Select output signal. When the DSPI is in master mode and the MCR[PCSSE] bit is cleared, this signal selects which slave device the current transfer is intended for.

When the DSPI is in master mode and the MCR[PCSSE] bit is set, the  $\overline{\text{PCSS}}$  signal acts as a strobe to an external peripheral chip select demultiplexer, which decodes the PCS0 - PCS4 signals, preventing glitches on the demultiplexer outputs.

This signal is not used in slave mode.

### 55.2.5 SIN — Serial Input

SIN is a serial data input signal.

### 55.2.6 SOUT — Serial Output

SOUT is a serial data output signal.

### 55.2.7 SCK — Serial Clock

SCK is a serial communication clock signal. In master mode, the DSPI generates the SCK. In slave mode, SCK is an input from an external bus master.

## 55.3 Memory Map/Register Definition

Register accesses to memory addresses that are reserved or undefined result in a transfer error. Write access to the POPR register also results in a transfer error.

**SPI memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4002_C000	DSPI Module Configuration Register (SPI0_MCR)	32	R/W	0000_4001h	<a href="#">55.3.1/1807</a>
4002_C008	DSPI Transfer Count Register (SPI0_TCR)	32	R/W	0000_0000h	<a href="#">55.3.2/1810</a>
4002_C00C	DSPI Clock and Transfer Attributes Register (In Master Mode) (SPI0_CTAR0)	32	R/W	7800_0000h	<a href="#">55.3.3/1810</a>
4002_C00C	DSPI Clock and Transfer Attributes Register (In Slave Mode) (SPI0_CTAR0_SLAVE)	32	R/W	7800_0000h	<a href="#">55.3.4/1815</a>
4002_C010	DSPI Clock and Transfer Attributes Register (In Master Mode) (SPI0_CTAR1)	32	R/W	7800_0000h	<a href="#">55.3.3/1810</a>
4002_C02C	DSPI Status Register (SPI0_SR)	32	R/W	<a href="#">See section</a>	<a href="#">55.3.5/1816</a>
4002_C030	DSPI DMA/Interrupt Request Select and Enable Register (SPI0_RSER)	32	R/W	0000_0000h	<a href="#">55.3.6/1819</a>
4002_C034	DSPI PUSH TX FIFO Register In Master Mode (SPI0_PUSHR)	32	R/W	0000_0000h	<a href="#">55.3.7/1821</a>
4002_C034	DSPI PUSH TX FIFO Register In Slave Mode (SPI0_PUSHR_SLAVE)	32	R/W	0000_0000h	<a href="#">55.3.8/1823</a>
4002_C038	DSPI POP RX FIFO Register (SPI0_POPR)	32	R	0000_0000h	<a href="#">55.3.9/1823</a>
4002_C03C	DSPI Transmit FIFO Registers (SPI0_TXFR0)	32	R	0000_0000h	<a href="#">55.3.10/1824</a>
4002_C040	DSPI Transmit FIFO Registers (SPI0_TXFR1)	32	R	0000_0000h	<a href="#">55.3.10/1824</a>
4002_C044	DSPI Transmit FIFO Registers (SPI0_TXFR2)	32	R	0000_0000h	<a href="#">55.3.10/1824</a>
4002_C048	DSPI Transmit FIFO Registers (SPI0_TXFR3)	32	R	0000_0000h	<a href="#">55.3.10/1824</a>
4002_C07C	DSPI Receive FIFO Registers (SPI0_RXFR0)	32	R	0000_0000h	<a href="#">55.3.11/1825</a>
4002_C080	DSPI Receive FIFO Registers (SPI0_RXFR1)	32	R	0000_0000h	<a href="#">55.3.11/1825</a>

*Table continues on the next page...*

## SPI memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4002_C084	DSPI Receive FIFO Registers (SPI0_RXFR2)	32	R	0000_0000h	55.3.11/ 1825
4002_C088	DSPI Receive FIFO Registers (SPI0_RXFR3)	32	R	0000_0000h	55.3.11/ 1825
4002_D000	DSPI Module Configuration Register (SPI1_MCR)	32	R/W	0000_4001h	55.3.1/ 1807
4002_D008	DSPI Transfer Count Register (SPI1_TCR)	32	R/W	0000_0000h	55.3.2/ 1810
4002_D00C	DSPI Clock and Transfer Attributes Register (In Master Mode) (SPI1_CTAR0)	32	R/W	7800_0000h	55.3.3/ 1810
4002_D00C	DSPI Clock and Transfer Attributes Register (In Slave Mode) (SPI1_CTAR0_SLAVE)	32	R/W	7800_0000h	55.3.4/ 1815
4002_D010	DSPI Clock and Transfer Attributes Register (In Master Mode) (SPI1_CTAR1)	32	R/W	7800_0000h	55.3.3/ 1810
4002_D02C	DSPI Status Register (SPI1_SR)	32	R/W	See section	55.3.5/ 1816
4002_D030	DSPI DMA/Interrupt Request Select and Enable Register (SPI1_RSER)	32	R/W	0000_0000h	55.3.6/ 1819
4002_D034	DSPI PUSH TX FIFO Register In Master Mode (SPI1_PUSHR)	32	R/W	0000_0000h	55.3.7/ 1821
4002_D034	DSPI PUSH TX FIFO Register In Slave Mode (SPI1_PUSHR_SLAVE)	32	R/W	0000_0000h	55.3.8/ 1823
4002_D038	DSPI POP RX FIFO Register (SPI1_POPR)	32	R	0000_0000h	55.3.9/ 1823
4002_D03C	DSPI Transmit FIFO Registers (SPI1_TXFR0)	32	R	0000_0000h	55.3.10/ 1824
4002_D040	DSPI Transmit FIFO Registers (SPI1_TXFR1)	32	R	0000_0000h	55.3.10/ 1824
4002_D044	DSPI Transmit FIFO Registers (SPI1_TXFR2)	32	R	0000_0000h	55.3.10/ 1824
4002_D048	DSPI Transmit FIFO Registers (SPI1_TXFR3)	32	R	0000_0000h	55.3.10/ 1824
4002_D07C	DSPI Receive FIFO Registers (SPI1_RXFR0)	32	R	0000_0000h	55.3.11/ 1825
4002_D080	DSPI Receive FIFO Registers (SPI1_RXFR1)	32	R	0000_0000h	55.3.11/ 1825
4002_D084	DSPI Receive FIFO Registers (SPI1_RXFR2)	32	R	0000_0000h	55.3.11/ 1825
4002_D088	DSPI Receive FIFO Registers (SPI1_RXFR3)	32	R	0000_0000h	55.3.11/ 1825

## SPI memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400A_C000	DSPI Module Configuration Register (SPI2_MCR)	32	R/W	0000_4001h	<a href="#">55.3.1/1807</a>
400A_C008	DSPI Transfer Count Register (SPI2_TCR)	32	R/W	0000_0000h	<a href="#">55.3.2/1810</a>
400A_C00C	DSPI Clock and Transfer Attributes Register (In Master Mode) (SPI2_CTAR0)	32	R/W	7800_0000h	<a href="#">55.3.3/1810</a>
400A_C00C	DSPI Clock and Transfer Attributes Register (In Slave Mode) (SPI2_CTAR0_SLAVE)	32	R/W	7800_0000h	<a href="#">55.3.4/1815</a>
400A_C010	DSPI Clock and Transfer Attributes Register (In Master Mode) (SPI2_CTAR1)	32	R/W	7800_0000h	<a href="#">55.3.3/1810</a>
400A_C02C	DSPI Status Register (SPI2_SR)	32	R/W	<a href="#">See section</a>	<a href="#">55.3.5/1816</a>
400A_C030	DSPI DMA/Interrupt Request Select and Enable Register (SPI2_RSER)	32	R/W	0000_0000h	<a href="#">55.3.6/1819</a>
400A_C034	DSPI PUSH TX FIFO Register In Master Mode (SPI2_PUSHR)	32	R/W	0000_0000h	<a href="#">55.3.7/1821</a>
400A_C034	DSPI PUSH TX FIFO Register In Slave Mode (SPI2_PUSHR_SLAVE)	32	R/W	0000_0000h	<a href="#">55.3.8/1823</a>
400A_C038	DSPI POP RX FIFO Register (SPI2_POPR)	32	R	0000_0000h	<a href="#">55.3.9/1823</a>
400A_C03C	DSPI Transmit FIFO Registers (SPI2_TXFR0)	32	R	0000_0000h	<a href="#">55.3.10/1824</a>
400A_C040	DSPI Transmit FIFO Registers (SPI2_TXFR1)	32	R	0000_0000h	<a href="#">55.3.10/1824</a>
400A_C044	DSPI Transmit FIFO Registers (SPI2_TXFR2)	32	R	0000_0000h	<a href="#">55.3.10/1824</a>
400A_C048	DSPI Transmit FIFO Registers (SPI2_TXFR3)	32	R	0000_0000h	<a href="#">55.3.10/1824</a>
400A_C07C	DSPI Receive FIFO Registers (SPI2_RXFR0)	32	R	0000_0000h	<a href="#">55.3.11/1825</a>
400A_C080	DSPI Receive FIFO Registers (SPI2_RXFR1)	32	R	0000_0000h	<a href="#">55.3.11/1825</a>
400A_C084	DSPI Receive FIFO Registers (SPI2_RXFR2)	32	R	0000_0000h	<a href="#">55.3.11/1825</a>
400A_C088	DSPI Receive FIFO Registers (SPI2_RXFR3)	32	R	0000_0000h	<a href="#">55.3.11/1825</a>

### 55.3.1 DSPI Module Configuration Register (SPIx\_MCR)

Contains bits to configure various attributes associated with DSPI operations. The HALT and MDIS bits can be changed at any time, but they only take effect on the next frame boundary. Only the HALT and MDIS bits in the MCR can be changed, while the DSPI is in the Running state.

Addresses: SPI0\_MCR is 4002\_C000h base + 0h offset = 4002\_C000h

SPI1\_MCR is 4002\_D000h base + 0h offset = 4002\_D000h

SPI2\_MCR is 400A\_C000h base + 0h offset = 400A\_C000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									0		PCISIS[5:0]					
W	MSTR	CONT_SCKE	DCONF		FRZ	MTFE	PCSSE	ROOE								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DOZE	MDIS	DIS_TXF	DIS_RXF	0	0	SMPL_PT		0					0	HALT	
W					CLR_TXF	CLR_RXF										
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1

#### SPIx\_MCR field descriptions

Field	Description
31 MSTR	Master/Slave Mode Select Configures the DSPI for either master mode or slave mode. 0 DSPI is in slave mode. 1 DSPI is in master mode.
30 CONT_SCKE	Continuous SCK Enable Enables the Serial Communication Clock (SCK) to run continuously. 0 Continuous SCK disabled. 1 Continuous SCK enabled.
29–28 DCONF	DSPI Configuration Selects among the different configurations of the DSPI. 00 SPI 01 Reserved

Table continues on the next page...

## SPIx\_MCR field descriptions (continued)

Field	Description
	10 Reserved 11 Reserved
27 FRZ	Freeze  Enables the DSPI transfers to be stopped on the next frame boundary when the device enters Debug mode.  0 Do not halt serial transfers in debug mode. 1 Halt serial transfers in debug mode.
26 MTFE	Modified Timing Format Enable  Enables a modified transfer format to be used.  0 Modified SPI transfer format disabled. 1 Modified SPI transfer format enabled.
25 PCSSE	Peripheral Chip Select Strobe Enable  Enables the PCS[5]/ $\overline{\text{PCSS}}$ to operate as a PCS Strobe output signal.  0 PCS[5]/ $\overline{\text{PCSS}}$ is used as the Peripheral Chip Select[5] signal. 1 PCS[5]/PCSS is used as an active-low PCS Strobe signal.
24 ROOE	Receive FIFO Overflow Overwrite Enable  In the RX FIFO overflow condition, configures the DSPI to ignore the incoming serial data or overwrite existing data. If the RX FIFO is full and new data is received, the data from the transfer, generating the overflow, is ignored or shifted into the shift register.  0 Incoming data is ignored. 1 Incoming data is shifted into the shift register.
23–22 Reserved	This read-only field is reserved and always has the value zero.
21–16 PCSI[5:0]	Peripheral Chip Select x Inactive State  Determines the inactive state of PCSx.  0 The inactive state of PCSx is low. 1 The inactive state of PCSx is high.
15 DOZE	Doze Enable  Provides support for an externally controlled Doze mode power-saving mechanism.  0 Doze mode has no effect on DSPI. 1 Doze mode disables DSPI.
14 MDIS	Module Disable  Allows the clock to be stopped to the non-memory mapped logic in the DSPI effectively putting the DSPI in a software controlled power-saving state. The reset value of the MDIS bit is parameterized, with a default reset value of "0".

Table continues on the next page...


## SPIx\_MCR field descriptions (continued)

Field	Description
	0 Enable DSPI clocks. 1 Allow external logic to disable DSPI clocks.
13 DIS_TXF	Disable Transmit FIFO  When the TX FIFO is disabled, the transmit part of the DSPI operates as a simplified double-buffered SPI. This bit can only be written when the MDIS bit is cleared.  0 Tx FIFO is enabled. 1 Tx FIFO is disabled.
12 DIS_RXF	Disable Receive FIFO  When the RX FIFO is disabled, the receive part of the DSPI operates as a simplified double-buffered SPI. This bit can only be written when the MDIS bit is cleared.  0 Rx FIFO is enabled. 1 Rx FIFO is disabled.
11 CLR_TXF	Clear TX FIFO  Flushes the TX FIFO. Writing a 1 to CLR_TXF clears the TX FIFO Counter. The CLR_TXF bit is always read as zero.  0 Do not clear the Tx FIFO counter. 1 Clear the Tx FIFO counter.
10 CLR_RXF	Flushes the RX FIFO. Writing a 1 to CLR_RXF clears the RX Counter. The CLR_RXF bit is always read as zero.  0 Do not clear the Rx FIFO counter. 1 Clear the Rx FIFO counter.
9–8 SMPL_PT	Sample Point  Controls when the DSPI master samples SIN in Modified Transfer Format. This field is valid only when CPHA bit in CTAR register is 0.  00 0 system clocks between SCK edge and SIN sample 01 1 system clock between SCK edge and SIN sample 10 2 system clocks between SCK edge and SIN sample 11 Reserved
7–2 Reserved	This read-only field is reserved and always has the value zero.
1 Reserved	This read-only field is reserved and always has the value zero.
0 HALT	Halt  Starts and stops DSPI transfers.  0 Start transfers. 1 Stop transfers.

### 55.3.2 DSPI Transfer Count Register (SPIx\_TCR)

TCR contains a counter that indicates the number of SPI transfers made. The transfer counter is intended to assist in queue management. Do not write the TCR when the DSPI is in the Running state.

Addresses: SPI0\_TCR is 4002\_C000h base + 8h offset = 4002\_C008h  
 SPI1\_TCR is 4002\_D000h base + 8h offset = 4002\_D008h  
 SPI2\_TCR is 400A\_C000h base + 8h offset = 400A\_C008h



**SPIx\_TCR field descriptions**

Field	Description
31–16 SPI_TCNT	<p>SPI Transfer Counter</p> <p>Counts the number of SPI transfers the DSPI makes. The SPI_TCNT field increments every time the last bit of a SPI frame is transmitted. A value written to SPI_TCNT presets the counter to that value. SPI_TCNT is reset to zero at the beginning of the frame when the CTCNT field is set in the executing SPI command. The Transfer Counter wraps around; incrementing the counter past 65535 resets the counter to zero.</p>
15–0 Reserved	This read-only field is reserved and always has the value zero.

### 55.3.3 DSPI Clock and Transfer Attributes Register (In Master Mode) (SPIx\_CTARn)

CTAR registers are used to define different transfer attributes. The number of CTAR registers is parameterized in the RTL and can be from two to eight registers. Do not write to the CTAR registers while the DSPI is in the Running state.

In master mode, the CTAR registers define combinations of transfer attributes such as frame size, clock phase and polarity, data bit ordering, baud rate, and various delays. In slave mode, a subset of the bitfields in CTAR0 are used to set the slave transfer attributes.

When the DSPI is configured as an SPI master, the CTAS field in the command portion of the TX FIFO entry selects which of the CTAR register is used. When the DSPI is configured as an SPI bus slave, the CTAR0 register is used.

Addresses: SPI0\_CTAR0 is 4002\_C000h base + Ch offset = 4002\_C00Ch

SPI0\_CTAR1 is 4002\_C000h base + 10h offset = 4002\_C010h

SPI1\_CTAR0 is 4002\_D000h base + Ch offset = 4002\_D00Ch

SPI1\_CTAR1 is 4002\_D000h base + 10h offset = 4002\_D010h

SPI2\_CTAR0 is 400A\_C000h base + Ch offset = 400A\_C00Ch

SPI2\_CTAR1 is 400A\_C000h base + 10h offset = 400A\_C010h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	DBR		FMSZ				CPOL	CPHA	LSBFE	PCSSCK		PASC	PDT		PBR	
W																
Reset	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CSSCK				ASC				DT				BR			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SPIx\_CTARn field descriptions

Field	Description																																								
31 DBR	<p>Double Baud Rate</p> <p>Doubles the effective baud rate of the Serial Communications Clock (SCK). This field is used only in master mode. It effectively halves the Baud Rate division ratio, supporting faster frequencies, and odd division ratios for the Serial Communications Clock (SCK). When the DBR bit is set, the duty cycle of the Serial Communications Clock (SCK) depends on the value in the Baud Rate Prescaler and the Clock Phase bit as listed in the following table. See the BR field description for details on how to compute the baud rate.</p> <p style="text-align: center;"><b>Table 55-32. DSPI SCK Duty Cycle</b></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>DBR</th> <th>CPHA</th> <th>PBR</th> <th>SCK Duty Cycle</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>any</td> <td>any</td> <td>50/50</td> </tr> <tr> <td>1</td> <td>0</td> <td>00</td> <td>50/50</td> </tr> <tr> <td>1</td> <td>0</td> <td>01</td> <td>33/66</td> </tr> <tr> <td>1</td> <td>0</td> <td>10</td> <td>40/60</td> </tr> <tr> <td>1</td> <td>0</td> <td>11</td> <td>43/57</td> </tr> <tr> <td>1</td> <td>1</td> <td>00</td> <td>50/50</td> </tr> <tr> <td>1</td> <td>1</td> <td>01</td> <td>66/33</td> </tr> <tr> <td>1</td> <td>1</td> <td>10</td> <td>60/40</td> </tr> <tr> <td>1</td> <td>1</td> <td>11</td> <td>57/43</td> </tr> </tbody> </table> <p>0 The baud rate is computed normally with a 50/50 duty cycle. 1 The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler.</p>	DBR	CPHA	PBR	SCK Duty Cycle	0	any	any	50/50	1	0	00	50/50	1	0	01	33/66	1	0	10	40/60	1	0	11	43/57	1	1	00	50/50	1	1	01	66/33	1	1	10	60/40	1	1	11	57/43
DBR	CPHA	PBR	SCK Duty Cycle																																						
0	any	any	50/50																																						
1	0	00	50/50																																						
1	0	01	33/66																																						
1	0	10	40/60																																						
1	0	11	43/57																																						
1	1	00	50/50																																						
1	1	01	66/33																																						
1	1	10	60/40																																						
1	1	11	57/43																																						

Table continues on the next page...

## SPIx\_CTARn field descriptions (continued)

Field	Description
30–27 FMSZ	<p>Frame Size</p> <p>The number of bits transferred per frame is equal to the FMSZ field value plus 1. The minimum valid FMSZ field value is 3.</p>
26 CPOL	<p>Clock Polarity</p> <p>Selects the inactive state of the Serial Communications Clock (SCK). This bit is used in both master and slave mode. For successful communication between serial devices, the devices must have identical clock polarities. When the Continuous Selection Format is selected, switching between clock polarities without stopping the DSPIC can cause errors in the transfer due to the peripheral device interpreting the switch of clock polarity as a valid clock edge.</p> <p>0 The inactive state value of SCK is low. 1 The inactive state value of SCK is high.</p>
25 CPHA	<p>Clock Phase</p> <p>Selects which edge of SCK causes data to change and which edge causes data to be captured. This bit is used in both master and slave mode. For successful communication between serial devices, the devices must have identical clock phase settings. In Continuous SCK mode, the bit value is ignored and the transfers are done as if the CPHA bit is set to 1.</p> <p>0 Data is captured on the leading edge of SCK and changed on the following edge. 1 Data is changed on the leading edge of SCK and captured on the following edge.</p>
24 LSBFE	<p>LBS First</p> <p>Specifies whether the LSB or MSB of the frame is transferred first.</p> <p>0 Data is transferred MSB first. 1 Data is transferred LSB first.</p>
23–22 PCSSCK	<p>PCS to SCK Delay Prescaler</p> <p>Selects the prescaler value for the delay between assertion of PCS and the first edge of the SCK. See the CSSCK field description for information on how to compute the PCS to SCK Delay. Refer <a href="#">PCS to SCK Delay (t<sub>CSC</sub>)</a> for more details.</p> <p>00 PCS to SCK Prescaler value is 1. 01 PCS to SCK Prescaler value is 3. 10 PCS to SCK Prescaler value is 5. 11 PCS to SCK Prescaler value is 7.</p>
21–20 PASC	<p>After SCK Delay Prescaler</p> <p>Selects the prescaler value for the delay between the last edge of SCK and the negation of PCS. See the ASC field description for information on how to compute the After SCK Delay. Refer <a href="#">After SCK Delay (t<sub>ASC</sub>)</a> for more details.</p> <p>00 Delay after Transfer Prescaler value is 1. 01 Delay after Transfer Prescaler value is 3. 10 Delay after Transfer Prescaler value is 5. 11 Delay after Transfer Prescaler value is 7.</p>
19–18 PDT	<p>Delay after Transfer Prescaler</p>

Table continues on the next page...

## SPIx\_CTARn field descriptions (continued)

Field	Description																														
	<p>Selects the prescaler value for the delay between the negation of the PCS signal at the end of a frame and the assertion of PCS at the beginning of the next frame. The PDT field is only used in master mode. See the DT field description for details on how to compute the Delay after Transfer. Refer <a href="#">Delay after Transfer (t<sub>DT</sub>)</a> for more details.</p> <p>00 Delay after Transfer Prescaler value is 1.            01 Delay after Transfer Prescaler value is 3.            10 Delay after Transfer Prescaler value is 5.            11 Delay after Transfer Prescaler value is 7.</p>																														
17–16 PBR	<p>Baud Rate Prescaler</p> <p>Selects the prescaler value for the baud rate. This field is used only in master mode. The baud rate is the frequency of the SCK. The system clock is divided by the prescaler value before the baud rate selection takes place. See the BR field description for details on how to compute the baud rate.</p> <p>00 Baud Rate Prescaler value is 2.            01 Baud Rate Prescaler value is 3.            10 Baud Rate Prescaler value is 5.            11 Baud Rate Prescaler value is 7.</p>																														
15–12 CSSCK	<p>PCS to SCK Delay Scaler</p> <p>Selects the scaler value for the PCS to SCK delay. This field is used only in master mode. The PCS to SCK Delay is the delay between the assertion of PCS and the first edge of the SCK. The delay is a multiple of the system clock period, and it is computed according to the following equation:</p> $t_{CSC} = (1/f_{SYS}) \times PCSSCK \times CSSCK$ <p>The following table lists the delay scaler values.</p> <p style="text-align: center;"><b>Table 55-33. Delay Scaler Encoding</b></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Field Value</th> <th>Delay Scaler Value</th> </tr> </thead> <tbody> <tr><td>0000</td><td>2</td></tr> <tr><td>0001</td><td>4</td></tr> <tr><td>0010</td><td>8</td></tr> <tr><td>0011</td><td>16</td></tr> <tr><td>0100</td><td>32</td></tr> <tr><td>0101</td><td>64</td></tr> <tr><td>0110</td><td>128</td></tr> <tr><td>0111</td><td>256</td></tr> <tr><td>1000</td><td>512</td></tr> <tr><td>1001</td><td>1024</td></tr> <tr><td>1010</td><td>2048</td></tr> <tr><td>1011</td><td>4096</td></tr> <tr><td>1100</td><td>8192</td></tr> <tr><td>1101</td><td>16384</td></tr> </tbody> </table>	Field Value	Delay Scaler Value	0000	2	0001	4	0010	8	0011	16	0100	32	0101	64	0110	128	0111	256	1000	512	1001	1024	1010	2048	1011	4096	1100	8192	1101	16384
Field Value	Delay Scaler Value																														
0000	2																														
0001	4																														
0010	8																														
0011	16																														
0100	32																														
0101	64																														
0110	128																														
0111	256																														
1000	512																														
1001	1024																														
1010	2048																														
1011	4096																														
1100	8192																														
1101	16384																														

*Table continues on the next page...*

## SPIx\_CTARn field descriptions (continued)

Field	Description																		
	<p align="center"><b>Table 55-33. Delay Scaler Encoding (continued)</b></p> <table border="1"> <thead> <tr> <th>Field Value</th> <th>Delay Scaler Value</th> </tr> </thead> <tbody> <tr> <td align="center">1110</td> <td align="center">32768</td> </tr> <tr> <td align="center">1111</td> <td align="center">65536</td> </tr> </tbody> </table> <p>Refer <a href="#">PCS to SCK Delay (<math>t_{CSC}</math>)</a> for more details.</p>	Field Value	Delay Scaler Value	1110	32768	1111	65536												
Field Value	Delay Scaler Value																		
1110	32768																		
1111	65536																		
11–8 ASC	<p>After SCK Delay Scaler</p> <p>Selects the scaler value for the After SCK Delay. This field is used only in master mode. The After SCK Delay is the delay between the last edge of SCK and the negation of PCS. The delay is a multiple of the system clock period, and it is computed according to the following equation:</p> $t_{ASC} = (1/f_{SYS}) \times PASC \times ASC$ <p>See Delay Scaler Encoding table in CTARn[CSSCK] bit field description for scaler values. Refer <a href="#">After SCK Delay (<math>t_{ASC}</math>)</a> for more details.</p>																		
7–4 DT	<p>Delay After Transfer Scaler</p> <p>Selects the Delay after Transfer Scaler. This field is used only in master mode. The Delay after Transfer is the time between the negation of the PCS signal at the end of a frame and the assertion of PCS at the beginning of the next frame.</p> <p>In the Continuous Serial Communications Clock operation, the DT value is fixed to one SCK clock period, The Delay after Transfer is a multiple of the system clock period, and it is computed according to the following equation:</p> $t_{DT} = (1/f_{SYS}) \times PDT \times DT$ <p>See Delay Scaler Encoding table in CTARn[CSSCK] bit field description for scaler values.</p>																		
3–0 BR	<p>Baud Rate Scaler</p> <p>Selects the scaler value for the baud rate. This field is used only in master mode. The prescaled system clock is divided by the Baud Rate Scaler to generate the frequency of the SCK. The baud rate is computed according to the following equation:</p> $SCK \text{ baud rate} = (f_{SYS}/PBR) \times [(1+DBR)/BR]$ <p>The following table lists the baud rate scaler values.</p> <p align="center"><b>Table 55-34. DSPI Baud Rate Scaler</b></p> <table border="1"> <thead> <tr> <th>CTARn[BR]</th> <th>Baud Rate Scaler Value</th> </tr> </thead> <tbody> <tr> <td align="center">0000</td> <td align="center">2</td> </tr> <tr> <td align="center">0001</td> <td align="center">4</td> </tr> <tr> <td align="center">0010</td> <td align="center">6</td> </tr> <tr> <td align="center">0011</td> <td align="center">8</td> </tr> <tr> <td align="center">0100</td> <td align="center">16</td> </tr> <tr> <td align="center">0101</td> <td align="center">32</td> </tr> <tr> <td align="center">0110</td> <td align="center">64</td> </tr> <tr> <td align="center">0111</td> <td align="center">128</td> </tr> </tbody> </table>	CTARn[BR]	Baud Rate Scaler Value	0000	2	0001	4	0010	6	0011	8	0100	16	0101	32	0110	64	0111	128
CTARn[BR]	Baud Rate Scaler Value																		
0000	2																		
0001	4																		
0010	6																		
0011	8																		
0100	16																		
0101	32																		
0110	64																		
0111	128																		

Table continues on the next page...

## SPIx\_CTARn field descriptions (continued)

Field	Description	
	<b>Table 55-34. DSPI Baud Rate Scaler (continued)</b>	
	<b>CTARn[BR]</b>	<b>Baud Rate Scaler Value</b>
	1000	256
	1001	512
	1010	1024
	1011	2048
	1100	4096
	1101	8192
	1110	16384
	1111	32768

### 55.3.4 DSPI Clock and Transfer Attributes Register (In Slave Mode) (SPIx\_CTAR\_SLAVE)

When the DSPI is configured as an SPI bus slave, the CTAR0 register is used.

Addresses: SPI0\_CTAR0\_SLAVE is 4002\_C000h base + Ch offset = 4002\_C00Ch

SPI1\_CTAR0\_SLAVE is 4002\_D000h base + Ch offset = 4002\_D00Ch

SPI2\_CTAR0\_SLAVE is 400A\_C000h base + Ch offset = 400A\_C00Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R					FMSZ		CPOL	CPHA	0	0																						
W																																
Reset	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### SPIx\_CTARn\_SLAVE field descriptions

Field	Description
31–27 FMSZ	<p>Frame Size</p> <p>The number of bits transferred per frame is equal to the FMSZ field value plus 1. The minimum valid FMSZ field value is 3.</p>
26 CPOL	<p>Clock Polarity</p> <p>Selects the inactive state of the Serial Communications Clock (SCK).</p> <p>0 The inactive state value of SCK is low. 1 The inactive state value of SCK is high.</p>

Table continues on the next page...

**SPIx\_CTARn\_SLAVE field descriptions (continued)**

Field	Description
25 CPHA	<p>Clock Phase</p> <p>Selects which edge of SCK causes data to change and which edge causes data to be captured. This bit is used in both master and slave mode. For successful communication between serial devices, the devices must have identical clock phase settings. In Continuous SCK mode, the bit value is ignored and the transfers are done as the CPHA bit is set to 1.</p> <p>0 Data is captured on the leading edge of SCK and changed on the following edge.                      1 Data is changed on the leading edge of SCK and captured on the following edge.</p>
24–23 Reserved	This read-only field is reserved and always has the value zero.
22–0 Reserved	This read-only field is reserved and always has the value zero.

**55.3.5 DSPI Status Register (SPIx\_SR)**

SR contains status and flag bits. The bits reflect the status of the DSPI and indicate the occurrence of events that can generate interrupt or DMA requests. Software can clear flag bits in the SR by writing a 1 to them. Writing a 0 to a flag bit has no effect. This register may not be writable in module disable mode due to the use of power saving mechanisms.

Addresses: SPI0\_SR is 4002\_C000h base + 2Ch offset = 4002\_C02Ch

SPI1\_SR is 4002\_D000h base + 2Ch offset = 4002\_D02Ch

SPI2\_SR is 400A\_C000h base + 2Ch offset = 400A\_C02Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	TCF	TXRXS	0	EOQF	TFUF	0	TFFF	0	0	0	0	0	RFOF	0	RDFD	0
W	w1c	w1c		w1c	w1c		w1c						w1c		w1c	
Reset	0	0	0	0	0	0	*	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TXCTR				TXNXTPTR				RXCTR				POPNTPTTR			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

\* Notes:

- TFFF bitfield: Depends on MCR[MDIS] bit. See bit description for more details.

## SPIx\_SR field descriptions

Field	Description
31 TCF	<p>Transfer Complete Flag</p> <p>Indicates that all bits in a frame have been shifted out. TCF remains set until it is cleared by writing a 1 to it.</p> <p>0 Transfer not complete. 1 Transfer complete.</p>
30 TXRXS	<p>TX and RX Status</p> <p>Reflects the run status of the DSPI.</p> <p>0 Transmit and receive operations are disabled (DSPI is in stopped state). 1 Transmit and receive operations are enabled (DSPI is in running state).</p>
29 Reserved	This read-only field is reserved and always has the value zero.
28 EOQF	<p>End of Queue Flag</p> <p>Indicates that the last entry in a queue has been transmitted when the DSPI is in master mode. The EOQF bit is set when the TX FIFO entry has the EOQ bit set in the command halfword and the end of the transfer is reached. The EOQF bit remains set until cleared by writing a 1 to it. When the EOQF bit is set, the TXRXS bit is automatically cleared.</p> <p>0 EOQ is not set in the executing command. 1 EOQ is set in the executing SPI command.</p>
27 TFUF	<p>Transmit FIFO Underflow Flag</p> <p>Indicates an underflow condition in the TX FIFO. The transmit underflow condition is detected only for DSPI blocks operating in slave mode and SPI configuration. TFUF is set when the TX FIFO of a DSPI operating in SPI slave mode is empty and an external SPI master initiates a transfer. The TFUF bit remains set until cleared by writing 1 to it.</p> <p>0 No Tx FIFO underflow. 1 Tx FIFO underflow has occurred.</p>
26 Reserved	This read-only field is reserved and always has the value zero.
25 TFFF	<p>Transmit FIFO Fill Flag</p> <p>Provides a method for the DSPI to request more entries to be added to the TX FIFO. The TFFF bit is set while the TX FIFO is not full. The TFFF bit can be cleared by writing 1 to it or by acknowledgement from the DMA controller to the TX FIFO full request. The Reset Value of this bit is 0 if MCR[MDIS] = 1. The Reset Value of this bit is 1 if MCR[MDIS] = 0.</p> <p>0 Tx FIFO is full. 1 Tx FIFO is not full.</p>
24 Reserved	This read-only field is reserved and always has the value zero.
23 Reserved	This read-only field is reserved and always has the value zero.
22 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

## SPIx\_SR field descriptions (continued)

Field	Description
21 Reserved	This read-only field is reserved and always has the value zero.
20 Reserved	This read-only field is reserved and always has the value zero.
19 RFOF	<p>Receive FIFO Overflow Flag</p> <p>Indicates an overflow condition in the RX FIFO. The bit is set when the RX FIFO and shift register are full and a transfer is initiated. The bit remains set until it is cleared by writing a 1 to it.</p> <p>0 No Rx FIFO overflow. 1 Rx FIFO overflow has occurred.</p>
18 Reserved	This read-only field is reserved and always has the value zero.
17 RFDF	<p>Receive FIFO Drain Flag</p> <p>Provides a method for the DSPI to request that entries be removed from the RX FIFO. The bit is set while the RX FIFO is not empty. The RFDF bit can be cleared by writing 1 to it or by acknowledgement from the DMA controller when the RX FIFO is empty.</p> <p>0 Rx FIFO is empty. 1 Rx FIFO is not empty.</p>
16 Reserved	This read-only field is reserved and always has the value zero.
15–12 TXCTR	<p>TX FIFO Counter</p> <p>Indicates the number of valid entries in the TX FIFO. The TXCTR is incremented every time the PUSHR is written. The TXCTR is decremented every time a SPI command is executed and the SPI data is transferred to the shift register.</p>
11–8 TXNXPTR	<p>Transmit Next Pointer</p> <p>Indicates which TX FIFO Entry is transmitted during the next transfer. The TXNXPTR field is updated every time SPI data is transferred from the TX FIFO to the shift register.</p>
7–4 RXCTR	<p>RX FIFO Counter</p> <p>Indicates the number of entries in the RX FIFO. The RXCTR is decremented every time the POPR is read. The RXCTR is incremented every time data is transferred from the shift register to the RX FIFO.</p>
3–0 POPNTPTR	<p>Pop Next Pointer</p> <p>Contains a pointer to the RX FIFO entry to be returned when the POPR is read. The POPNXPTR is updated when the POPR is read.</p>

### 55.3.6 DSPI DMA/Interrupt Request Select and Enable Register (SPIx\_RSER)

RSER controls DMA and interrupt requests. Do not write to the RSER while the DSPI is in the Running state.

Addresses: SPI0\_RSER is 4002\_C000h base + 30h offset = 4002\_C030h

SPI1\_RSER is 4002\_D000h base + 30h offset = 4002\_D030h

SPI2\_RSER is 400A\_C000h base + 30h offset = 400A\_C030h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R		0	0	EOQF_RE	TFUF_RE	0	TFFF_RE	TFFF_DIRS	0	0	0	0	RFOF_RE	0	RFDF_RE	RFDF_DIRS
W	TCF_RE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SPIx\_RSER field descriptions**

Field	Description
31 TCF_RE	<p>Transmission Complete Request Enable</p> <p>Enables TCF flag in the SR to generate an interrupt request.</p> <p>0 TCF interrupt requests are disabled. 1 TCF interrupt requests are enabled.</p>
30 Reserved	This read-only field is reserved and always has the value zero.
29 Reserved	This read-only field is reserved and always has the value zero.
28 EOQF_RE	<p>DSPI Finished Request Enable</p> <p>Enables the EOQF flag in the SR to generate an interrupt request.</p> <p>0 EOQF interrupt requests are disabled. 1 EOQF interrupt requests are enabled.</p>
27 TFUF_RE	<p>Transmit FIFO Underflow Request Enable</p> <p>Enables the TFUF flag in the SR to generate an interrupt request.</p>

*Table continues on the next page...*

**SPIx\_RSER field descriptions (continued)**

Field	Description
	0 TFUF interrupt requests are disabled. 1 TFUF interrupt requests are enabled.
26 Reserved	This read-only field is reserved and always has the value zero.
25 TFFF_RE	Transmit FIFO Fill Request Enable  Enables the TFFF flag in the SR to generate a request. The TFFF_DIRS bit selects between generating an interrupt request or a DMA request.  0 TFFF interrupts or DMA requests are disabled. 1 TFFF interrupts or DMA requests are enabled.
24 TFFF_DIRS	Transmit FIFO Fill DMA or Interrupt Request Select  Selects between generating a DMA request or an interrupt request. When the TFFF flag bit in the SR is set and the TFFF_RE bit in the RSER register is set, this bit selects between generating an interrupt request or a DMA request.  0 TFFF flag generates interrupt requests. 1 TFFF flag generates DMA requests.
23 Reserved	This read-only field is reserved and always has the value zero.
22 Reserved	This read-only field is reserved and always has the value zero.
21 Reserved	This read-only field is reserved and always has the value zero.
20 Reserved	This read-only field is reserved and always has the value zero.
19 RFOF_RE	Receive FIFO Overflow Request Enable  Enables the RFOF flag in the SR to generate an interrupt request.  0 RFOF interrupt requests are disabled. 1 RFOF interrupt requests are enabled.
18 Reserved	This read-only field is reserved and always has the value zero.
17 RFDF_RE	Receive FIFO Drain Request Enable  Enables the RFDF flag in the SR to generate a request. The RFDF_DIRS bit selects between generating an interrupt request or a DMA request.  0 RFDF interrupt or DMA requests are disabled 1 RFDF interrupt or DMA requests are enabled
16 RFDF_DIRS	Receive FIFO Drain DMA or Interrupt Request Select.  Selects between generating a DMA request or an interrupt request. When the RFDF flag bit in the SR is set, and the RFDF_RE bit in the RSER is set, the RFDF_DIRS bit selects between generating an interrupt request or a DMA request.

*Table continues on the next page...*

### SPIx\_RSER field descriptions (continued)

Field	Description
	0 Interrupt request. 1 DMA request.
15–0 Reserved	This read-only field is reserved and always has the value zero.

### 55.3.7 DSPI PUSH TX FIFO Register In Master Mode (SPIx\_PUSHR)

PUSHR provides the means to write to the TX FIFO. Data written to this register is transferred to the TX FIFO. Eight- or sixteen-bit write accesses to the PUSHR transfer all 32 register bits to the TX FIFO. The register structure is different in master and slave modes. In master mode the register provides 16-bit command and 16-bit data to the TX FIFO. In slave mode all 32 register bits can be used as data, supporting up to 32-bit SPI frame operation.

Addresses: SPI0\_PUSHR is 4002\_C000h base + 34h offset = 4002\_C034h

SPI1\_PUSHR is 4002\_D000h base + 34h offset = 4002\_D034h

SPI2\_PUSHR is 400A\_C000h base + 34h offset = 400A\_C034h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R							0		0																							
W	CONT	CTAS				EOQ	CTCNT					PCS[5:0]					TXDATA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

### SPIx\_PUSHR field descriptions

Field	Description
31 CONT	Continuous Peripheral Chip Select Enable  Selects a Continuous Selection Format. The bit is used in SPI master mode. The bit enables the selected PCS signals to remain asserted between transfers.  0 Return PCSn signals to their inactive state between transfers. 1 Keep PCSn signals asserted between transfers.
30–28 CTAS	Clock and Transfer Attributes Select.  Selects which CTAR register to use in master mode to specify the transfer attributes for the associated SPI frame. In SPI slave mode, CTAR0 is used. See the Chip Configuration chapter to determine how many CTAR registers this device has. You should not program a value in this field for a register that is not present.  000 CTAR0 001 CTAR1

Table continues on the next page...

## SPIx\_PUSHR field descriptions (continued)

Field	Description
	010 Reserved 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 Reserved
27 EOQ	End Of Queue  Host software uses this bit to signal to the DSPI that the current SPI transfer is the last in a queue. At the end of the transfer, the EOQF bit in the SR is set.  0 The SPI data is not the last data to transfer. 1 The SPI data is the last data to transfer.
26 CTCNT	Clear Transfer Counter.  Clears the SPI_TCNT field in the TCR register. The SPI_TCNT field is cleared before the DSPI starts transmitting the current SPI frame.  0 Do not clear the TCR[SPI_TCNT] field. 1 Clear the TCR[SPI_TCNT] field.
25–24 Reserved	This read-only field is reserved and always has the value zero.
23–22 Reserved	This read-only field is reserved and always has the value zero.
21–16 PCS[5:0]	Select which PCS signals are to be asserted for the transfer. Refer to the chip configuration chapter for the number of PCS signals used in this MCU.  0 Negate the PCS[x] signal. 1 Assert the PCS[x] signal.
15–0 TXDATA	Transmit Data  Holds SPI data to be transferred according to the associated SPI command.


### 55.3.8 DSPI PUSH TX FIFO Register In Slave Mode (SPIx\_PUSHR\_SLAVE)

PUSHR provides the means to write to the TX FIFO. Data written to this register is transferred to the TX FIFO. Eight- or sixteen-bit write accesses to the PUSHR transfer all 32 register bits to the TX FIFO. The register structure is different in master and slave modes. In master mode the register provides 16-bit command and 16-bit data to the TX FIFO. In slave mode all 32 register bits can be used as data, supporting up to 32-bit SPI frame operation.

Addresses: SPI0\_PUSHR\_SLAVE is 4002\_C000h base + 34h offset = 4002\_C034h

SPI1\_PUSHR\_SLAVE is 4002\_D000h base + 34h offset = 4002\_D034h

SPI2\_PUSHR\_SLAVE is 400A\_C000h base + 34h offset = 400A\_C034h



#### SPIx\_PUSHR\_SLAVE field descriptions

Field	Description
31–0 TXDATA	Transmit Data Holds SPI data to be transferred according to the associated SPI command.


### 55.3.9 DSPI POP RX FIFO Register (SPIx\_POPR)

POPR is used to read the RX FIFO. Eight- or sixteen-bit read accesses to the POPR have the same effect on the RX FIFO as 32-bit read accesses. A write to this register will generate a Transfer Error.

Addresses: SPI0\_POPR is 4002\_C000h base + 38h offset = 4002\_C038h

SPI1\_POPR is 4002\_D000h base + 38h offset = 4002\_D038h

SPI2\_POPR is 400A\_C000h base + 38h offset = 400A\_C038h




**SPIx\_POPR field descriptions**

Field	Description
31–0 RXDATA	Received Data  Contains the SPI data from the RX FIFO entry to which the Pop Next Data Pointer points.

**55.3.10 DSPI Transmit FIFO Registers (SPIx\_TXFRn)**

TXFRn provide visibility into the TX FIFO for debugging purposes. Each register is an entry in the TX FIFO. The registers are read-only and cannot be modified. Reading the TXFRx registers does not alter the state of the TX FIFO.

Addresses: SPI0\_TXFR0 is 4002\_C000h base + 3Ch offset = 4002\_C03Ch




**SPIx\_TXFRn field descriptions**

Field	Description
31–16 TXCMD_ TXDATA	Transmit Command or Transmit Data  In master mode the TXCMD field contains the command that sets the transfer attributes for the SPI data. In slave mode, the TXDATA contains 16 MSB bits of the SPI data to be shifted out.
15–0 TXDATA	Transmit Data  Contains the SPI data to be shifted out.

### 55.3.11 DSPI Receive FIFO Registers (SPIx\_RXFRn)

RXFRn provide visibility into the RX FIFO for debugging purposes. Each register is an entry in the RX FIFO. The RXFR registers are read-only. Reading the RXFRx registers does not alter the state of the RX FIFO.

Addresses: SPI0\_RXFR0 is 4002\_C000h base + 7Ch offset = 4002\_C07Ch



**SPIx\_RXFRn field descriptions**

Field	Description
31–0 RXDATA	Receive Data Contains the received SPI data.

## 55.4 Functional Description

The Serial Peripheral Interface (DSPI) block supports full-duplex, synchronous serial communications between MCUs and peripheral devices. All communications are done with SPI-like protocol.

The DSPI has the following configurations:

- SPI Configuration in which the DSPI operates as a basic SPI or a queued SPI.

The DCONF field in the DSPI Module Configuration Register (MCR) determines the DSPI Configuration. See for the DSPI configuration values.

The CTARn registers hold clock and transfer attributes. The SPI configuration allows to select which CTAR to use on a frame by frame basis by setting a field in the SPI command.

See DSPI Clock and Transfer Attributes Registers for information on the fields of CTAR registers.

Typical master to slave connections are shown in the following figure. When a data transfer operation is performed, data is serially shifted a predetermined number of bit positions. Because the modules are linked, data is exchanged between the master and the slave. The data that was in the master shift register is now in the shift register of the slave, and vice versa. At the end of a transfer, the TCF bit in the SR is set to indicate a completed transfer.




Figure 55-91. SPI Serial Protocol Overview

Generally more than one slave device can be connected to the DSPI master. 6 Peripheral Chip Select (PCS) signals of the DSPI masters can be used to select which of the slaves to communicate with. Refer to the chip configuration chapter for the number of PCS signals used in this MCU.

The three DSPI configurations share transfer protocol and timing properties which are described independently of the configuration in [Transfer Formats](#) . The transfer rate and delay settings are described in [DSPI Baud Rate and Clock Delay Generation](#).

### 55.4.1 Start and Stop of DSPI Transfers

The DSPI has two operating states: STOPPED and RUNNING. The states are independent of DSPI configuration. The default state of the DSPI is STOPPED. In the STOPPED state no serial transfers are initiated in master mode and no transfers are responded to in slave mode. The STOPPED state is also a safe state for writing the various configuration registers of the DSPI without causing undetermined results. In the RUNNING state serial transfers take place.

The TXRXS bit in the SR indicates what state the DSPI in. The bit is set if the module in RUNNING state.

The DSPI is started (DSPI transitions to RUNNING) when all of the following conditions are true:

- SR[EOQF] bit is clear

- MCU is not in the debug mode or the MCR[FRZ] bit is clear
- MCR[HALT] bit is clear

The DSPI stops (transitions from RUNNING to STOPPED) after the current frame when any one of the following conditions exist:

- SR[EOQF] bit is set
- MCU in the debug mode and the MCR[FRZ] bit is set
- MCR[HALT] bit is set

State transitions from RUNNING to STOPPED occur on the next frame boundary if a transfer is in progress, or immediately if no transfers are in progress.

## 55.4.2 Serial Peripheral Interface (SPI) Configuration

The SPI Configuration transfers data serially using a shift register and a selection of programmable transfer attributes. The DSPI is in SPI Configuration when the DCONF field in the MCR is 0b00. The SPI frames can be 32 bits long. The host CPU or a DMA controller transfers the SPI data from the external to DSPI RAM queues to a transmit FIFO (TX FIFO) buffer. The received data is stored in entries in the Receive FIFO (RX FIFO) buffer. The host CPU or the DMA controller transfers the received data from the RX FIFO to memory external to the DSPI. The FIFO buffers operation is described in [Transmit First In First Out \(TX FIFO\) Buffering Mechanism](#), and [Receive First In First Out \(RX FIFO\) Buffering Mechanism](#). The interrupt and DMA request conditions are described in [Interrupts/DMA Requests](#).

The SPI Configuration supports two block-specific modes —master mode and slave mode. The FIFO operations are similar for both modes. The main difference is that in master mode the DSPI initiates and controls the transfer according to the fields in the SPI command field of the TX FIFO entry. In slave mode, the DSPI only responds to transfers initiated by a bus master external to the DSPI and the SPI command field space is used for 16 most significant bit of the transmit data.

### 55.4.2.1 Master Mode

In SPI master mode the DSPI initiates the serial transfers by controlling the Serial Communications Clock (SCK) and the Peripheral Chip Select (PCS) signals. The SPI command field in the executing TX FIFO entry determines which CTAR registers will be used to set the transfer attributes and which PCS signals to assert. The command field

also contains various bits that help with queue management and transfer protocol. See DSPI PUSH TX FIFO Register (PUSHR) for details on the SPI command fields. The data field in the executing TX FIFO entry is loaded into the shift register and shifted out on the Serial Out (SOUT) pin. In SPI master mode, each SPI frame to be transmitted has a command associated with it allowing for transfer attribute control on a frame by frame basis.

### **55.4.2.2 Slave Mode**

In SPI slave mode the DSPI responds to transfers initiated by a SPI bus master. The DSPI does not initiate transfers. Certain transfer attributes such as clock polarity, clock phase and frame size must be set for successful communication with a SPI master. The SPI slave mode transfer attributes are set in the CTAR0. The data is shifted out with MSB first. Shifting out of LSB is not supported in this mode.

### **55.4.2.3 FIFO Disable Operation**

The FIFO disable mechanisms allow SPI transfers without using the TX FIFO or RX FIFO. The DSPI operates as a double-buffered simplified SPI when the FIFOs are disabled. The FIFOs are disabled separately; setting the MCR[DIS\_TXF] bit disables the TX FIFO, and setting the MCR[DIS\_RXF] bit disables the RX FIFO.

The FIFO Disable mechanisms are transparent to the user and to host software; Transmit data and commands are written to the PUSHR and received data is read from the POPR.

When the TX FIFO is disabled the TFFF, TFUF and TXCTR fields in SR behave as if there is a one-entry FIFO but the contents of the TXFR registers and TXNXTPTR are undefined. Likewise, when the RX FIFO is disabled, the RFDF, RFOF and RXCTR fields in the SR behave as if there is a one-entry FIFO, but the contents of the RXFR registers and POPNXTPTR are undefined.

### **55.4.2.4 Transmit First In First Out (TX FIFO) Buffering Mechanism**

The TX FIFO functions as a buffer of SPI data and SPI commands for transmission. The TX FIFO holds 4 words, each consisting of a command field and a data field. The number of entries in the TX FIFO is device-specific. SPI commands and data are added to the TX FIFO by writing to the DSPI PUSH TX FIFO Register (PUSHR). TX FIFO entries can only be removed from the TX FIFO by being shifted out or by flushing the TX FIFO.

The TX FIFO Counter field (TXCTR) in the DSPI Status Register (SR) indicates the number of valid entries in the TX FIFO. The TXCTR is updated every time the DSPI\_PUSHR is written or SPI data is transferred into the shift register from the TX FIFO.

The TXNXTPTR field indicates which TX FIFO Entry will be transmitted during the next transfer. The TXNXTPTR contains the positive offset from TXFR0 in number of 32-bit registers. For example, TXNXTPTR equal to two means that the TXFR2 contains the SPI data and command for the next transfer. The TXNXTPTR field is incremented every time SPI data is transferred from the TX FIFO to the shift register. The maximum value of the field is equal to the maximum implemented TXFR register number and it rolls over after reaching the maximum.

#### 55.4.2.4.1 Filling the TX FIFO

Host software or other intelligent blocks can add (push) entries to the TX FIFO by writing to the PUSHR. When the TX FIFO is not full, the TX FIFO Fill Flag (TFFF) in the SR is set. The TFFF bit is cleared when TX FIFO is full and the DMA controller indicates that a write to PUSHR is complete. Writing a '1' to the TFFF bit also clears it. The TFFF can generate a DMA request or an interrupt request. See [Transmit FIFO Fill Interrupt or DMA Request](#) for details.

The DSPI ignores attempts to push data to a full TX FIFO, the state of the TX FIFO does not change and no error condition is indicated.

#### 55.4.2.4.2 Draining the TX FIFO

The TX FIFO entries are removed (drained) by shifting SPI data out through the shift register. Entries are transferred from the TX FIFO to the shift register and shifted out as long as there are valid entries in the TX FIFO. Every time an entry is transferred from the TX FIFO to the shift register, the TX FIFO Counter decrements by one. At the end of a transfer, the TCF bit in the SR is set to indicate the completion of a transfer. The TX FIFO is flushed by writing a '1' to the CLR\_TXF bit in MCR.

If an external bus master initiates a transfer with a DSPI slave while the slave's DSPI TX FIFO is empty, the Transmit FIFO Underflow Flag (TFUF) in the slave's SR is set. See [Transmit FIFO Underflow Interrupt Request](#) for details.

#### 55.4.2.5 Receive First In First Out (RX FIFO) Buffering Mechanism

The RX FIFO functions as a buffer for data received on the SIN pin. The RX FIFO holds 4 received SPI data frames. The number of entries in the RX FIFO is device-specific. SPI data is added to the RX FIFO at the completion of a transfer when the received data in the

shift register is transferred into the RX FIFO. SPI data are removed (popped) from the RX FIFO by reading the DSPI POP RX FIFO Register (POPR). RX FIFO entries can only be removed from the RX FIFO by reading the POPR or by flushing the RX FIFO.

The RX FIFO Counter field (RXCTR) in the DSPI Status Register (SR) indicates the number of valid entries in the RX FIFO. The RXCTR is updated every time the POPR is read or SPI data is copied from the shift register to the RX FIFO.

The POPNXTPTR field in the SR points to the RX FIFO entry that is returned when the POPR is read. The POPNXTPTR contains the positive offset from RXFR0 in number of 32-bit registers. For example, POPNXTPTR equal to two means that the RXFR2 contains the received SPI data that will be returned when POPR is read. The POPNXTPTR field is incremented every time the POPR is read. The maximum value of the field is equal to the maximum implemented RXFR register number and it rolls over after reaching the maximum.

#### **55.4.2.5.1 Filling the RX FIFO**

The RX FIFO is filled with the received SPI data from the shift register. While the RX FIFO is not full, SPI frames from the shift register are transferred to the RX FIFO. Every time a SPI frame is transferred to the RX FIFO the RX FIFO Counter is incremented by one.

If the RX FIFO and shift register are full and a transfer is initiated, the RFOF bit in the SR is set indicating an overflow condition. Depending on the state of the ROOE bit in the MCR, the data from the transfer that generated the overflow is either ignored or shifted in to the shift register. If the ROOE bit is set, the incoming data is shifted in to the shift register. If the ROOE bit is cleared, the incoming data is ignored.


#### **55.4.2.5.2 Draining the RX FIFO**

Host CPU or a DMA can remove (pop) entries from the RX FIFO by reading the DSPI POP RX FIFO Register (POPR). A read of the POPR decrements the RX FIFO Counter by one. Attempts to pop data from an empty RX FIFO are ignored and the RX FIFO Counter remains unchanged. The data, read from the empty RX FIFO, is undetermined.

When the RX FIFO is not empty, the RX FIFO Drain Flag (RFDF) in the SR is set. The RFDF bit is cleared when the RX\_FIFO is empty and the DMA controller indicates that a read from POPR is complete or by writing a '1' to it.

### 55.4.3 DSPI Baud Rate and Clock Delay Generation

The SCK frequency and the delay values for serial transfer are generated by dividing the system clock frequency by a prescaler and a scaler with the option for doubling the baud rate. The following figure shows conceptually how the SCK signal is generated.



**Figure 55-92. Communications Clock Prescalers and Scalers**

#### 55.4.3.1 Baud Rate Generator

The Baud Rate is the frequency of the Serial Communication Clock (SCK). The system clock is divided by a prescaler (PBR) and scaler (BR) to produce SCK with the possibility of halving the scaler division. The DBR, PBR and BR fields in the CTAR registers select the frequency of SCK by the formula in the BR field description. The following table shows an example of how to compute the baud rate.

**Table 55-106. Baud Rate Computation Example**

$f_{\text{sys}}$	PBR	Prescaler	BR	Scaler	DBR	Baud Rate
100 MHz	0b00	2	0b0000	2	0	25 Mb/s
20 MHz	0b00	2	0b0000	2	1	10 Mb/s

#### NOTE

The clock frequencies mentioned in the preceding table are given as an example. Refer to the clocking chapter for the frequency used to drive this module in the device.

#### 55.4.3.2 PCS to SCK Delay ( $t_{\text{csc}}$ )

The PCS to SCK delay is the length of time from assertion of the PCS signal to the first SCK edge. See [Figure 55-94](#) for an illustration of the PCS to SCK delay. The PCSSCK and CSSCK fields in the CTAR<sub>x</sub> registers select the PCS to SCK delay by the formula in the CSSCK field description. The following table shows an example of how to compute the PCS to SCK delay.

**Table 55-107. PCS to SCK Delay Computation Example**

$f_{\text{sys}}$	PCSSCK	Prescaler	CSSCK	Scaler	PCS to SCK Delay
100 MHz	0b01	3	0b0100	32	0.96 $\mu\text{s}$

**NOTE**

The clock frequency mentioned in the preceding table is given as an example. Refer to the clocking chapter for the frequency used to drive this module in the device.

**55.4.3.3 After SCK Delay ( $t_{ASC}$ )**

The After SCK Delay is the length of time between the last edge of SCK and the negation of PCS. See [Figure 55-94](#) and [Figure 55-95](#) for illustrations of the After SCK delay. The PASC and ASC fields in the CTAR<sub>x</sub> registers select the After SCK Delay by the formula in the ASC field description. The following table shows an example of how to compute the After SCK delay.

**Table 55-108. After SCK Delay Computation Example**

$f_{sys}$	PASC	Prescaler	ASC	Scaler	After SCK Delay
100 MHz	0b01	3	0b0100	32	0.96 $\mu$ s

**NOTE**

The clock frequency mentioned in the preceding table is given as an example. Refer to the clocking chapter for the frequency used to drive this module in the device.

**55.4.3.4 Delay after Transfer ( $t_{DT}$ )**

The Delay after Transfer is the minimum time between negation of the PCS signal for a frame and the assertion of the PCS signal for the next frame. See [Figure 55-94](#) for an illustration of the Delay after Transfer. The PDT and DT fields in the CTAR<sub>x</sub> registers select the Delay after Transfer by the formula in the DT field description. The following table shows an example of how to compute the Delay after Transfer.

**Table 55-109. Delay after Transfer Computation Example**

$f_{sys}$	PDT	Prescaler	DT	Scaler	Delay after Transfer
100 MHz	0b01	3	0b1110	32768	0.98 ms


**NOTE**

The clock frequency mentioned in the preceding table is given as an example. Refer to the clocking chapter for the frequency used to drive this module in the device.

When in non-continuous clock mode the  $t_{DT}$  delay is configured according to the equation specified in the CTAR[DT] bitfield description. When in continuous clock mode, the delay is fixed at 1 SCK period.

### 55.4.3.5 Peripheral Chip Select Strobe Enable ( $\overline{\text{PCSS}}$ )

The  $\overline{\text{PCSS}}$  signal provides a delay to allow the PCS signals to settle after a transition occurs thereby avoiding glitches. When the DSPI is in master mode and the PCSSE bit is set in the MCR,  $\overline{\text{PCSS}}$  provides a signal for an external demultiplexer to decode the PCS[0] - PCS[4] signals into as many as 128 glitch-free PCS signals. The following figure shows the timing of the  $\overline{\text{PCSS}}$  signal relative to PCS signals.



**Figure 55-93. Peripheral Chip Select Strobe Timing**

The delay between the assertion of the PCS signals and the assertion of  $\overline{\text{PCSS}}$  is selected by the PCSSCK field in the CTAR based on the following formula:

$$t_{\text{PCSSCK}} = \frac{1}{f_{\text{SYS}}} \times \text{PCSSCK}$$

At the end of the transfer the delay between  $\overline{\text{PCSS}}$  negation and PCS negation is selected by the PASC field in the CTAR based on the following formula:

$$t_{\text{PASC}} = \frac{1}{f_{\text{SYS}}} \times \text{PASC}$$

The following table shows an example of how to compute the  $t_{\text{pcssck}}$  delay.

**Table 55-110. Peripheral Chip Select Strobe Assert Computation Example**

$f_{\text{sys}}$	PCSSCK	Prescaler	Delay before Transfer
100 MHz	0b11	7	70.0 ns

The following table shows an example of how to compute the  $t_{\text{pasc}}$  delay.

**Table 55-111. Peripheral Chip Select Strobe Negate Computation Example**

$f_{sys}$	PASC	Prescaler	Delay after Transfer
100 MHz	0b11	7	70.0 ns

The  $\overline{PCSS}$  signal is not supported when Continuous Serial Communication SCK mode are enabled.

### NOTE

The clock frequency mentioned in the preceding tables is given as an example. Refer to the clocking chapter for the frequency used to drive this module in the device.

## 55.4.4 Transfer Formats

The SPI serial communication is controlled by the Serial Communications Clock (SCK) signal and the PCS signals. The SCK signal provided by the master device synchronizes shifting and sampling of the data on the SIN and SOUT pins. The PCS signals serve as enable signals for the slave devices.

In master mode, the CPOL and CPHA bits in the Clock and Transfer Attributes Registers (CTARn) select the polarity and phase of the serial clock, SCK.

- CPOL - Selects the idle state polarity of the SCK
- CPHA - Selects if the data on SOUT is valid before or on the first SCK edge

Even though the bus slave does not control the SCK signal, in slave mode these values must be identical to the master device settings to ensure proper transmission. In SPI slave mode, only CTAR0 is used.

The DSPI supports four different transfer formats:


- Classic SPI with CPHA=0
- Classic SPI with CPHA=1
- Modified Transfer format with CPHA = 0
- Modified Transfer format with CPHA = 1

A modified transfer format is supported to allow for high-speed communication with peripherals that require longer setup times. The DSPI can sample the incoming data later than halfway through the cycle to give the peripheral more setup time. The MTFE bit in the MCR selects between Classic SPI Format and Modified Transfer Format.

In the SPI Configurations, the DSPI provides the option of keeping the PCS signals asserted between frames. See [Continuous Selection Format](#) for details.

### 55.4.4.1 Classic SPI Transfer Format (CPHA = 0)

The transfer format shown in following figure is used to communicate with peripheral SPI slave devices where the first data bit is available on the first clock edge. In this format, the master and slave sample their SIN pins on the odd-numbered SCK edges and change the data on their SOUT pins on the even-numbered SCK edges.




**Figure 55-94. DSPI Transfer Timing Diagram (MTFE=0, CPHA=0, FMSZ=8)**

The master initiates the transfer by placing its first data bit on the SOUT pin and asserting the appropriate peripheral chip select signals to the slave device. The slave responds by placing its first data bit on its SOUT pin. After the  $t_{CSC}$  delay elapses, the master outputs the first edge of SCK. The master and slave devices use this edge to sample the first input data bit on their serial data input signals. At the second edge of the SCK the master and slave devices place their second data bit on their serial data output signals. For the rest of the frame the master and the slave sample their SIN pins on the odd-numbered clock edges and changes the data on their SOUT pins on the even-numbered clock edges. After

the last clock edge occurs a delay of  $t_{ASC}$  is inserted before the master negates the PCS signals. A delay of  $t_{DT}$  is inserted before a new frame transfer can be initiated by the master.

### 55.4.4.2 Classic SPI Transfer Format (CPHA = 1)

This transfer format shown in the following figure is used to communicate with peripheral SPI slave devices that require the first SCK edge before the first data bit becomes available on the slave SOUT pin. In this format the master and slave devices change the data on their SOUT pins on the odd-numbered SCK edges and sample the data on their SIN pins on the even-numbered SCK edges



**Figure 55-95. DSPI Transfer Timing Diagram (MTFE=0, CPHA=1, FMSZ=8)**

The master initiates the transfer by asserting the PCS signal to the slave. After the  $t_{CSC}$  delay has elapsed, the master generates the first SCK edge and at the same time places valid data on the master SOUT pin. The slave responds to the first SCK edge by placing its first data bit on its slave SOUT pin.


At the second edge of the SCK the master and slave sample their SIN pins. For the rest of the frame the master and the slave change the data on their SOUT pins on the odd-numbered clock edges and sample their SIN pins on the even-numbered clock edges.

After the last clock edge occurs a delay of  $t_{ASC}$  is inserted before the master negates the PCS signal. A delay of  $t_{DT}$  is inserted before a new frame transfer can be initiated by the master.

### 55.4.4.3 Continuous Selection Format


Some peripherals must be deselected between every transfer. Other peripherals must remain selected between several sequential serial transfers. The Continuous Selection Format provides the flexibility to handle the following case. The Continuous Selection Format is enabled for the SPI Configuration by setting the CONT bit in the SPI command. The behavior of the PCS signals in the configurations is identical so only SPI Configuration will be described.

When the CONT bit = 0, the DSPI drives the asserted Chip Select signals to their idle states in between frames. The idle states of the Chip Select signals are selected by the PCSISn bits in the MCR. The following timing diagram is for two four-bit transfers with CPHA = 1 and CONT = 0.



**Figure 55-96. Example of Non-Continuous Format (CPHA=1, CONT=0)**

When the CONT bit = 1, the PCS signal remains asserted for the duration of the two transfers. The Delay between Transfers ( $t_{DT}$ ) is not inserted between the transfers. The following figure shows the timing diagram for two four-bit transfers with CPHA = 1 and CONT = 1.



**Figure 55-97. Example of Continuous Transfer (CPHA=1, CONT=1)**

When using DSPI with continuous selection follow these rules:

- All transmit commands must have the same PCSn bits programming.
- The CTARs, selected by transmit commands, must be programmed with the same transfer attributes. Only FMSZ field can be programmed differently in these CTARs.
- When transmitting multiple frames in this mode, the user software must ensure that the last frame has the PUSHR[CONT] bit de-asserted (in master mode) and the user software must provide sufficient frames in the TX\_FIFO to be sent out (in slave mode) and the master de-asserts the PCSn at end of transmission of last frame.
- The PUSHR[CONT] / DSICR0[DCONT] bits must be de-asserted before asserting MCR[HALT] bit (in master mode). This will make sure that the PCSn signals are de-asserted. Asserting MCR[HALT] bit during continuous transfer will cause the PCSn signals to remain asserted and hence Slave Device cannot transition from RUNNING to STOPPED state.

### NOTE

User must fill the TXFIFO with the number of entries that will be concatenated together under one PCS assertion for both master and slave before the TXFIFO becomes empty.

When operating in slave mode, ensure that when the last-entry in the TXFIFO is completely transmitted (that is the corresponding TCF flag is asserted and TXFIFO is empty), the slave is deselected for any further serial communication; otherwise, an underflow error occurs.

### 55.4.5 Continuous Serial Communications Clock

The DSPI provides the option of generating a continuous SCK signal for slave peripherals that require a continuous clock.

Continuous SCK is enabled by setting the CONT\_SCKE bit in the MCR. Enabling this bit generates the Continuous Serial Communications Clock regardless of the MCR[HALT] bit status.. Continuous SCK is valid in all configurations.

Continuous SCK is only supported for CPHA=1. Clearing CPHA is ignored if the CONT\_SCKE bit is set. Continuous SCK is supported for Modified Transfer Format.

Clock and transfer attributes for the Continuous SCK mode are set according to the following rules:

- When the DSPI is in SPI configuration, CTAR0 is used initially. At the start of each SPI frame transfer, the CTAR specified by the CTAS for the frame is used.
- In all configurations, the currently selected CTAR remains in use until the start of a frame with a different CTAR specified, or the Continuous SCK mode is terminated.


It is recommended to keep the baud rate the same while using the Continuous SCK. Switching clock polarity between frames while using Continuous SCK can cause errors in the transfer. Continuous SCK operation is not guaranteed if the DSPI is put into the External Stop mode or Module Disable mode.

Enabling Continuous SCK disables the PCS to SCK delay and the Delay after Transfer ( $t_{DT}$ ) is fixed to one SCK cycle. The following figure is the timing diagram for Continuous SCK format with Continuous Selection disabled.

#### NOTE

When in Continuous SCK mode, for the SPI transfer CTAR0 should always be used, and the TXFIFO must be cleared using the MCR[CLR\_TXF] field before initiating transfer.

## Functional Description




**Figure 55-98. Continuous SCK Timing Diagram (CONT=0)**

If the CONT bit in the TX FIFO entry is set, PCS remains asserted between the transfers. Under certain conditions, SCK can continue with PCS asserted, but with no data being shifted out of SOUT (SOUT pulled high). This can cause the slave to receive incorrect data. Those conditions include:

- Continuous SCK with CONT bit set, but no data in the transmit FIFO.
- Continuous SCK with CONT bit set and entering STOPPED state (refer to [Start and Stop of DSPI Transfers](#)).
- Continuous SCK with CONT bit set and entering Stop mode or Module Disable mode.

The following figure shows timing diagram for Continuous SCK format with Continuous Selection enabled.



**Figure 55-99. Continuous SCK Timing Diagram (CONT=1)**

## 55.4.6 Slave Mode Operation Constraints

Slave mode logic shift register is buffered. This allows data streaming operation, when the DSPI is permanently selected and data is shifted in with a constant rate.

The transmit data is transferred at second SCK clock edge of the each frame to the shift register if the  $\overline{SS}$  signal is asserted and any time when transmit data is ready and  $\overline{SS}$  signal is negated.

Received data is transferred to the receive buffer at last SCK edge of each frame, defined by frame size programmed to the CTAR0/1 register. Then the data from the buffer is transferred to the RXFIFO or DDR register.

If the  $\overline{SS}$  negates before that last SCK edge, the data from shift register is lost.

This buffering scheme allows to operate slave clock with higher frequency than the system frequency. The clocks relationship is defined by the following equation. *FrameSize* is the value of the CTAR0/1[FMSZ] field plus one.

$$f_{SCK} < f_{SYS} \times \text{FrameSize} / 3$$

## 55.4.7 Interrupts/DMA Requests

The DSPI has several conditions that can only generate interrupt requests and two conditions that can generate interrupt or DMA requests. The following table lists these conditions.

**Table 55-112. Interrupt and DMA Request Conditions**

Condition	Flag	Interrupt	DMA
End of Queue (EOQ)	EOQF	Yes	
TX FIFO Fill	TFFF	Yes	Yes
Transfer Complete	TCF	Yes	
TX FIFO Underflow	TFUF	Yes	
RX FIFO Drain	RFDF	Yes	Yes
RX FIFO Overflow	RFOF	Yes	

Each condition has a flag bit in the DSPI Status Register (SR) and an Request Enable bit in the DSPI DMA/Interrupt Request Select and Enable Register (RSER). The TX FIFO Fill Flag (TFFF) and RX FIFO Drain Flag (RFDF) generate interrupt requests or DMA requests depending on the TFFF\_DIRS and RFDF\_DIRS bits in the RSER.

The DSPI module also provides a global interrupt request line, which is asserted when any of individual interrupt requests lines is asserted.

### 55.4.7.1 End of Queue Interrupt Request

The End of Queue Request indicates that the end of a transmit queue is reached. The End of Queue Request is generated when the EOQ bit in the executing SPI command is set and the EOQF\_RE bit in the RSER is set.

#### NOTE

This interrupt request is generated when the last bit of the SPI frame with EOQ bit set is transmitted.

### 55.4.7.2 Transmit FIFO Fill Interrupt or DMA Request

The Transmit FIFO Fill Request indicates that the TX FIFO is not full. The Transmit FIFO Fill Request is generated when the number of entries in the TX FIFO is less than the maximum number of possible entries, and the TFFF\_RE bit in the RSER is set. The TFFF\_DIRS bit in the RSER selects whether a DMA request or an interrupt request is generated.

#### NOTE

TFFF flag clears automatically when DMA is used to fill TXFIFO.

To clear TFFF when not using DMA, follow these steps for every PUSH performed using CPU to fill TXFIFO:

1. Wait until TFFF = 1
2. Write data to PUSHR using CPU.
3. Clear TFFF by writing a 1 to its location. If FIFO is not full, this flag will not clear.

### 55.4.7.3 Transfer Complete Interrupt Request

The Transfer Complete Request indicates the end of the transfer of a serial frame. The Transfer Complete Request is generated at the end of each frame transfer when the TCF\_RE bit is set in the RSER.

#### 55.4.7.4 Transmit FIFO Underflow Interrupt Request

The Transmit FIFO Underflow Request indicates that an underflow condition in the TX FIFO has occurred. The transmit underflow condition is detected only for the DSPI, operating in slave mode and SPI configuration. The TFUF bit is set when the TX FIFO of a DSPI is empty, and a transfer is initiated from an external SPI master. If the TFUF bit is set while the TFUF\_RE bit in the RSER is set, an interrupt request is generated.

#### 55.4.7.5 Receive FIFO Drain Interrupt or DMA Request

The Receive FIFO Drain Request indicates that the RX FIFO is not empty. The Receive FIFO Drain Request is generated when the number of entries in the RX FIFO is not zero, and the RFDF\_RE bit in the RSER is set. The RFDF\_DIRS bit in the RSER selects whether a DMA request or an interrupt request is generated.

#### 55.4.7.6 Receive FIFO Overflow Interrupt Request

The Receive FIFO Overflow Request indicates that an overflow condition in the RX FIFO has occurred. A Receive FIFO Overflow request is generated when RX FIFO and shift register are full and a transfer is initiated. The RFOF\_RE bit in the RSER must be set for the interrupt request to be generated.

Depending on the state of the ROOE bit in the MCR, the data from the transfer that generated the overflow is either ignored or shifted in to the shift register. If the ROOE bit is set, the incoming data is shifted in to the shift register. If the ROOE bit is cleared, the incoming data is ignored.

### 55.4.8 Power Saving Features

The DSPI supports following power-saving strategies:

- External Stop mode
- Module Disable mode - Clock gating of non-memory mapped logic

### 55.4.8.1 Stop Mode (External Stop Mode)

The DSPI supports the stop mode protocol. When a request is made to enter external stop mode, the DSPI block acknowledges the request. If a serial transfer is in progress, the DSPI waits until it reaches the frame boundary before it is ready to have its clocks shut off. While the clocks are shut off, the DSPI memory-mapped logic is not accessible. The states of the interrupt and DMA request signals cannot be changed while in External Stop mode.

### 55.4.8.2 Module Disable Mode

Module disable mode is a block-specific mode that the DSPI can enter to save power. Host CPU can initiate the module disable mode by setting the MDIS bit in the MCR. The module disable mode can also be initiated by hardware. A power management block can initiate the module disable mode by asserting the DOZE mode signal while the DOZE bit in the MCR is set.

When the MDIS bit is set or the DOZE mode signal is asserted while the DOZE bit is set, the DSPI negates Clock Enable signal at the next frame boundary. If implemented, the Clock Enable signal can stop the clock to the non-memory mapped logic. When Clock Enable is negated, the DSPI is in a dormant state, but the memory mapped registers are still accessible. Certain read or write operations have a different effect when the DSPI is in the module disable mode. Reading the RX FIFO Pop Register does not change the state of the RX FIFO. Likewise, writing to the TX FIFO Push Register does not change the state of the TX FIFO. Clearing either of the FIFOs has no effect in the module disable mode. Changes to the DIS\_TXF and DIS\_RXF fields of the MCR have no effect in the module disable mode. In the module disable mode, all status bits and register flags in the DSPI return the correct values when read, but writing to them has no effect. Writing to the TCR during module disable mode has no effect. Interrupt and DMA request signals cannot be cleared while in the module disable mode.

## 55.5 Initialization/Application Information

This section describes how to initialize the DSPI module.

### 55.5.1 How to Manage DSPI Queues

The queues are not part of the DSPI, but the DSPI includes features in support of queue management. Queues are primarily supported in SPI Configuration.

1. When DSPI executes last command word from a queue, the EOQ bit in the command word is set to indicate to the DSPI that this is the last entry in the queue.
2. At the end of the transfer, corresponding to the command word with EOQ set is sampled, the EOQ flag (EOQF) in the SR is set.
3. The setting of the EOQF flag disables serial transmission and reception of data, putting the DSPI in the STOPPED state. The TXRXS bit is cleared to indicate the STOPPED state.
4. The DMA can continue to fill TX FIFO until it is full or step 5 occurs.
5. Disable DSPI DMA transfers by disabling the DMA enable request for the DMA channel assigned to TX FIFO and RX FIFO. This is done by clearing the corresponding DMA enable request bits in the DMA Controller.
6. Ensure all received data in RX FIFO has been transferred to memory receive queue by reading the RXCNT in SR or by checking RFDF in the SR after each read operation of the POPR.
7. Modify DMA descriptor of TX and RX channels for new queues
8. Flush TX FIFO by writing a '1' to the CLR\_TXF bit in the MCR. Flush RX FIFO by writing a '1' to the CLR\_RXF bit in the MCR.
9. Clear transfer count either by setting CTCNT bit in the command word of the first entry in the new queue or via CPU writing directly to SPI\_TCNT field in the TCR.
10. Enable DMA channel by enabling the DMA enable request for the DMA channel assigned to the DSPI TX FIFO, and RX FIFO by setting the corresponding DMA set enable request bit.
11. Enable serial transmission and serial reception of data by clearing the EOQF bit.

## 55.5.2 Switching Master and Slave Mode

When changing modes in the DSPI, follow the steps below to guarantee proper operation.

1. Halt the DSPI by setting MCR[HALT].
2. Clear the transmit and receive FIFOs by writing a 1 to the CLR\_TXF and CLR\_RXF bits in MCR.
3. Set the appropriate mode in MCR[MSTR] and enable the DSPI by clearing MCR[HALT].

### 55.5.3 Baud Rate Settings

The following table shows the baud rate that is generated based on the combination of the baud rate prescaler PBR and the baud rate scaler BR in the CTAR registers. The values calculated assume a 100 MHz system frequency and the double baud rate DBR bit is clear.

#### NOTE

The clock frequency mentioned above is given as an example in this chapter. Refer to the clocking chapter for the frequency used to drive this module in the device.

**Table 55-113. Baud Rate Values (bps)**

		Baud Rate Divider Prescaler Values			
		2	3	5	7
Baud Rate Scaler Values	2	25.0M	16.7M	10.0M	7.14M
	4	12.5M	8.33M	5.00M	3.57M
	6	8.33M	5.56M	3.33M	2.38M
	8	6.25M	4.17M	2.50M	1.79M
	16	3.12M	2.08M	1.25M	893k
	32	1.56M	1.04M	625k	446k
	64	781k	521k	312k	223k
	128	391k	260k	156k	112k
	256	195k	130k	78.1k	55.8k
	512	97.7k	65.1k	39.1k	27.9k
	1024	48.8k	32.6k	19.5k	14.0k
	2048	24.4k	16.3k	9.77k	6.98k
	4096	12.2k	8.14k	4.88k	3.49k
	8192	6.10k	4.07k	2.44k	1.74k
	16384	3.05k	2.04k	1.22k	872
32768	1.53k	1.02k	610	436	

### 55.5.4 Delay Settings

The following table shows the values for the Delay after Transfer ( $t_{DT}$ ) and CS to SCK Delay ( $T_{CSC}$ ) that can be generated based on the prescaler values and the scaler values set in the CTAR registers. The values calculated assume a 100 MHz system frequency.

**NOTE**

The clock frequency mentioned above is given as an example in this chapter. Refer to the clocking chapter for the frequency used to drive this module in the device.

**Table 55-114. Delay Values**

		Delay Prescaler Values			
		1	3	5	7
Delay Scaler Values	2	20.0 ns	60.0 ns	100.0 ns	140.0 ns
	4	40.0 ns	120.0 ns	200.0 ns	280.0 ns
	8	80.0 ns	240.0 ns	400.0 ns	560.0 ns
	16	160.0 ns	480.0 ns	800.0 ns	1.1 $\mu$ s
	32	320.0 ns	960.0 ns	1.6 $\mu$ s	2.2 $\mu$ s
	64	640.0 ns	1.9 $\mu$ s	3.2 $\mu$ s	4.5 $\mu$ s
	128	1.3 $\mu$ s	3.8 $\mu$ s	6.4 $\mu$ s	9.0 $\mu$ s
	256	2.6 $\mu$ s	7.7 $\mu$ s	12.8 $\mu$ s	17.9 $\mu$ s
	512	5.1 $\mu$ s	15.4 $\mu$ s	25.6 $\mu$ s	35.8 $\mu$ s
	1024	10.2 $\mu$ s	30.7 $\mu$ s	51.2 $\mu$ s	71.7 $\mu$ s
	2048	20.5 $\mu$ s	61.4 $\mu$ s	102.4 $\mu$ s	143.4 $\mu$ s
	4096	41.0 $\mu$ s	122.9 $\mu$ s	204.8 $\mu$ s	286.7 $\mu$ s
	8192	81.9 $\mu$ s	245.8 $\mu$ s	409.6 $\mu$ s	573.4 $\mu$ s
	16384	163.8 $\mu$ s	491.5 $\mu$ s	819.2 $\mu$ s	1.1 ms
	32768	327.7 $\mu$ s	983.0 $\mu$ s	1.6 ms	2.3 ms
65536	655.4 $\mu$ s	2.0 ms	3.3 ms	4.6 ms	

**55.5.5 Calculation of FIFO Pointer Addresses**

Complete visibility of the TX and RX FIFO contents is available through the FIFO registers, and valid entries can be identified through a memory mapped pointer and a memory mapped counter for each FIFO. The pointer to the first-in entry in each FIFO is memory mapped. For the TX FIFO the first-in pointer is the Transmit Next Pointer (TXNXTPTR). For the RX FIFO the first-in pointer is the Pop Next Pointer (POPXTPTR). The following figure illustrates the concept of first-in and last-in FIFO entries along with the FIFO Counter. The TX FIFO is chosen for the illustration, but the concepts carry over to the RX FIFO. See [Transmit First In First Out \(TX FIFO\) Buffering Mechanism](#) and [Receive First In First Out \(RX FIFO\) Buffering Mechanism](#) for details on the FIFO operation.




Figure 55-100. TX FIFO Pointers and Counter

### 55.5.5.1 Address Calculation for the First-in Entry and Last-in Entry in the TX FIFO

The memory address of the first-in entry in the TX FIFO is computed by the following equation:

$$\text{First-in EntryAddress} = \text{TXFIFOBase} + (4 \times \text{TXNXPTR})$$

The memory address of the last-in entry in the TX FIFO is computed by the following equation:

$$\text{Last-inEntryaddress} = \text{TXFIFOBase} + 4 \times (\text{TXCTR} + \text{TXNXPTR} - 1) \bmod (\text{TXFIFOdepth})$$

TX FIFO Base - Base address of TX FIFO

TXCTR - TX FIFO Counter

TXNXPTR - Transmit Next Pointer

TX FIFO Depth - Transmit FIFO depth, implementation specific

### 55.5.5.2 Address Calculation for the First-in Entry and Last-in Entry in the RX FIFO

The memory address of the first-in entry in the RX FIFO is computed by the following equation:

$$\text{First-in EntryAddress} = \text{RX FIFOBase} + (4 \times \text{POPNextPTR})$$

The memory address of the last-in entry in the RX FIFO is computed by the following equation:

$$\text{Last-inEntryaddress} = \text{RX FIFO Base} + 4 \times (\text{RXCTR} + \text{POPNextPTR} - 1) \bmod (\text{RXFIFOdepth})$$

RX FIFO Base - Base address of RX FIFO

RXCTR - RX FIFO counter

POPNextPTR - Pop Next Pointer

RX FIFO Depth - Receive FIFO depth, implementation specific



# Chapter 56

## Inter-Integrated Circuit (I2C)

### 56.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The inter-integrated circuit (I<sup>2</sup>C, I2C, or IIC) module provides a method of communication between a number of devices. The interface is designed to operate up to 100 kbit/s with maximum bus loading and timing. The device is capable of operating at higher baud rates, up to a maximum of clock/20, with reduced bus loading. The maximum communication length and the number of devices that can be connected are limited by a maximum bus capacitance of 400 pF. The I2C module also complies with the *System Management Bus (SMBus) Specification, version 2*.

#### 56.1.1 Features

The I2C module has the following features:

- Compatible with *The I<sup>2</sup>C-Bus Specification*
- Multimaster operation
- Software programmable for one of 64 different serial clock frequencies
- Software-selectable acknowledge bit
- Interrupt-driven byte-by-byte data transfer
- Arbitration-lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- START and STOP signal generation and detection
- Repeated START signal generation and detection
- Acknowledge bit generation and detection
- Bus busy detection
- General call recognition

- 10-bit address extension
- Support for *System Management Bus (SMBus) Specification, version 2*
- Programmable glitch input filter
- Low power mode wakeup on slave address match
- Range slave address support
- DMA support

### 56.1.2 Modes of Operation

The I2C module's operation in various low power modes is as follows:

- Run mode: This is the basic mode of operation. To conserve power in this mode, disable the module.
- Wait mode: The module continues to operate when the core is in wait mode and can provide a wakeup interrupt.
- Stop mode: The module is inactive in stop mode for reduced power consumption, except that address matching is enabled in stop mode. The STOP instruction does not affect the I2C module's register states.

### 56.1.3 Block Diagram

The following figure is a functional block diagram of the I2C module.




Figure 56-1. I2C Functional Block Diagram

## 56.2 I<sup>2</sup>C Signal Descriptions

The signal properties of I<sup>2</sup>C are shown in the following table.

Table 56-1. I<sup>2</sup>C Signal Descriptions

Signal	Description	I/O
SCL	Bidirectional serial clock line of the I <sup>2</sup> C system.	I/O
SDA	Bidirectional serial data line of the I <sup>2</sup> C system.	I/O

## 56.3 Memory Map and Register Descriptions

This section describes in detail all I2C registers accessible to the end user.

## I2C memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_6000	I2C Address Register 1 (I2C0_A1)	8	R/W	00h	56.3.1/ 1855
4006_6001	I2C Frequency Divider register (I2C0_F)	8	R/W	00h	56.3.2/ 1855
4006_6002	I2C Control Register 1 (I2C0_C1)	8	R/W	00h	56.3.3/ 1856
4006_6003	I2C Status Register (I2C0_S)	8	R/W	80h	56.3.4/ 1858
4006_6004	I2C Data I/O register (I2C0_D)	8	R/W	00h	56.3.5/ 1860
4006_6005	I2C Control Register 2 (I2C0_C2)	8	R/W	00h	56.3.6/ 1861
4006_6006	I2C Programmable Input Glitch Filter register (I2C0_FLT)	8	R/W	00h	56.3.7/ 1862
4006_6007	I2C Range Address register (I2C0_RA)	8	R/W	00h	56.3.8/ 1862
4006_6008	I2C SMBus Control and Status register (I2C0_SMB)	8	R/W	00h	56.3.9/ 1863
4006_6009	I2C Address Register 2 (I2C0_A2)	8	R/W	C2h	56.3.10/ 1864
4006_600A	I2C SCL Low Timeout Register High (I2C0_SLTH)	8	R/W	00h	56.3.11/ 1865
4006_600B	I2C SCL Low Timeout Register Low (I2C0_SLTL)	8	R/W	00h	56.3.12/ 1865
4006_7000	I2C Address Register 1 (I2C1_A1)	8	R/W	00h	56.3.1/ 1855
4006_7001	I2C Frequency Divider register (I2C1_F)	8	R/W	00h	56.3.2/ 1855
4006_7002	I2C Control Register 1 (I2C1_C1)	8	R/W	00h	56.3.3/ 1856
4006_7003	I2C Status Register (I2C1_S)	8	R/W	80h	56.3.4/ 1858
4006_7004	I2C Data I/O register (I2C1_D)	8	R/W	00h	56.3.5/ 1860
4006_7005	I2C Control Register 2 (I2C1_C2)	8	R/W	00h	56.3.6/ 1861
4006_7006	I2C Programmable Input Glitch Filter register (I2C1_FLT)	8	R/W	00h	56.3.7/ 1862
4006_7007	I2C Range Address register (I2C1_RA)	8	R/W	00h	56.3.8/ 1862

Table continues on the next page...

## I2C memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_7008	I2C SMBus Control and Status register (I2C1_SMB)	8	R/W	00h	56.3.9/ 1863
4006_7009	I2C Address Register 2 (I2C1_A2)	8	R/W	C2h	56.3.10/ 1864
4006_700A	I2C SCL Low Timeout Register High (I2C1_SLTH)	8	R/W	00h	56.3.11/ 1865
4006_700B	I2C SCL Low Timeout Register Low (I2C1_SLTL)	8	R/W	00h	56.3.12/ 1865

## 56.3.1 I2C Address Register 1 (I2Cx\_A1)

This register contains the slave address to be used by the I2C module.

Addresses: I2C0\_A1 is 4006\_6000h base + 0h offset = 4006\_6000h

I2C1\_A1 is 4006\_7000h base + 0h offset = 4006\_7000h

Bit	7	6	5	4	3	2	1	0
Read	AD[7:1]							0
Write	AD[7:1]							
Reset	0	0	0	0	0	0	0	0

## I2Cx\_A1 field descriptions

Field	Description
7-1 AD[7:1]	Address Contains the primary slave address used by the I2C module when it is addressed as a slave. This field is used in the 7-bit address scheme and the lower seven bits in the 10-bit address scheme.
0 Reserved	This read-only field is reserved and always has the value zero.

## 56.3.2 I2C Frequency Divider register (I2Cx\_F)

Addresses: I2C0\_F is 4006\_6000h base + 1h offset = 4006\_6001h

I2C1\_F is 4006\_7000h base + 1h offset = 4006\_7001h

Bit	7	6	5	4	3	2	1	0
Read	MULT			ICR				
Write	MULT			ICR				
Reset	0	0	0	0	0	0	0	0

### I2Cx\_F field descriptions

Field	Description
7–6 MULT	<p>The MULT bits define the multiplier factor mul. This factor is used along with the SCL divider to generate the I2C baud rate.</p> <p>00 mul = 1 01 mul = 2 10 mul = 4 11 Reserved</p>
5–0 ICR	<p>Clock rate</p> <p>Prescales the bus clock for bit rate selection. This field and the MULT field determine the I2C baud rate, the SDA hold time, the SCL start hold time, and the SCL stop hold time. For a list of values corresponding to each ICR setting, see <a href="#">I2C Divider and Hold Values</a>.</p> <p>The SCL divider multiplied by multiplier factor (mul) determines the I2C baud rate.</p> <p><math>I2C \text{ baud rate} = \text{bus speed (Hz)} / (\text{mul} \times \text{SCL divider})</math></p> <p>The SDA hold time is the delay from the falling edge of SCL (I2C clock) to the changing of SDA (I2C data).</p> <p><math>SDA \text{ hold time} = \text{bus period (s)} \times \text{mul} \times \text{SDA hold value}</math></p> <p>The SCL start hold time is the delay from the falling edge of SDA (I2C data) while SCL is high (start condition) to the falling edge of SCL (I2C clock).</p> <p><math>SCL \text{ start hold time} = \text{bus period (s)} \times \text{mul} \times \text{SCL start hold value}</math></p> <p>The SCL stop hold time is the delay from the rising edge of SCL (I2C clock) to the rising edge of SDA (I2C data) while SCL is high (stop condition).</p> <p><math>SCL \text{ stop hold time} = \text{bus period (s)} \times \text{mul} \times \text{SCL stop hold value}</math></p>

### 56.3.3 I2C Control Register 1 (I2Cx\_C1)

Addresses: I2C0\_C1 is 4006\_6000h base + 2h offset = 4006\_6002h

I2C1\_C1 is 4006\_7000h base + 2h offset = 4006\_7002h

Bit	7	6	5	4	3	2	1	0
Read	IICEN	IICIE	MST	TX	TXAK	0	WUEN	DMAEN
Write						RSTA		
Reset	0	0	0	0	0	0	0	0

### I2Cx\_C1 field descriptions

Field	Description
7 IICEN	<p>I2C enable</p> <p>Enables I2C module operation.</p>

Table continues on the next page...

## I2Cx\_C1 field descriptions (continued)

Field	Description
	0 Disabled 1 Enabled
6 IICIE	I2C interrupt enable Enables I2C interrupt requests. 0 Disabled 1 Enabled
5 MST	Master mode select When the MST bit is changed from a 0 to a 1, a START signal is generated on the bus and master mode is selected. When this bit changes from a 1 to a 0, a STOP signal is generated and the mode of operation changes from master to slave. 0 Slave mode 1 Master mode
4 TX	Transmit mode select Selects the direction of master and slave transfers. In master mode this bit must be set according to the type of transfer required. Therefore, for address cycles, this bit is always set. When addressed as a slave this bit must be set by software according to the SRW bit in the status register. 0 Receive 1 Transmit
3 TXAK	Transmit acknowledge enable Specifies the value driven onto the SDA during data acknowledge cycles for both master and slave receivers. The value of the FACK bit affects NACK/ACK generation. 0 An acknowledge signal is sent to the bus on the following (if FACK is cleared) or current (if FACK is set) receiving byte. 1 No acknowledge signal is sent to the bus on the following (if FACK is cleared) or current (if FACK is set) receiving data byte. <b>NOTE:</b> SCL is held low until TXAK is written.
2 RSTA	Repeat START Writing a one to this bit generates a repeated START condition provided it is the current master. This bit will always be read as zero. Attempting a repeat at the wrong time results in loss of arbitration.
1 WUEN	Wakeup enable The I2C module can wake the MCU from low power mode with no peripheral bus running when slave address matching occurs. 0 Normal operation. No interrupt generated when address matching in low power mode. 1 Enables the wakeup function in low power mode.
0 DMAEN	DMA enable The DMAEN bit enables or disables the DMA function.

*Table continues on the next page...*

### I2Cx\_C1 field descriptions (continued)

Field	Description
0	All DMA signalling disabled.
1	<p>DMA transfer is enabled and the following conditions trigger the DMA request:</p> <ul style="list-style-type: none"> <li>While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic)</li> <li>While FACK = 0, the first byte received matches the A1 register or is general call address.</li> </ul> <p>If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used.</p> <p>When FACK = 1, an address or a data byte is transmitted.</p>

### 56.3.4 I2C Status Register (I2Cx\_S)

Addresses: I2C0\_S is 4006\_6000h base + 3h offset = 4006\_6003h

I2C1\_S is 4006\_7000h base + 3h offset = 4006\_7003h

Bit	7	6	5	4	3	2	1	0
Read	TCF	IAAS	BUSY	ARBL	RAM	SRW	IICIF	RXAK
Write				w1c				w1c
Reset	1	0	0	0	0	0	0	0

### I2Cx\_S field descriptions

Field	Description
7 TCF	<p>Transfer complete flag</p> <p>This bit sets on the completion of a byte and acknowledge bit transfer. This bit is valid only during or immediately following a transfer to or from the I2C module. The TCF bit is cleared by reading the I2C data register in receive mode or by writing to the I2C data register in transmit mode.</p> <p>0 Transfer in progress 1 Transfer complete</p>
6 IAAS	<p>Addressed as a slave</p> <p>This bit is set by one of the following conditions:</p> <ul style="list-style-type: none"> <li>The calling address matches the programmed slave primary address in the A1 register or range address in the RA register (which must be set to a nonzero value).</li> <li>GCAEN is set and a general call is received.</li> <li>SIICAEN is set and the calling address matches the second programmed slave address.</li> <li>ALERTEN is set and an SMBus alert response address is received</li> <li>RMEN is set and an address is received that is within the range between the values of the A1 and RA registers.</li> </ul> <p>This bit sets before the ACK bit. The CPU must check the SRW bit and set TX/RX accordingly. Writing the C1 register with any value clears this bit.</p>

Table continues on the next page...

## I2Cx\_S field descriptions (continued)

Field	Description
	0 Not addressed 1 Addressed as a slave
5 BUSY	Bus busy  Indicates the status of the bus regardless of slave or master mode. This bit is set when a START signal is detected and cleared when a STOP signal is detected.  0 Bus is idle 1 Bus is busy
4 ARBL	Arbitration lost  This bit is set by hardware when the arbitration procedure is lost. The ARBL bit must be cleared by software, by writing a one to it.  0 Standard bus operation. 1 Loss of arbitration.
3 RAM	Range address match  This bit is set by any of the following conditions: <ul style="list-style-type: none"> <li>• Any nonzero calling address is received that matches the address in the RA register.</li> <li>• The RMEN bit is set and the calling address is within the range of values of the A1 and RA registers.</li> </ul> Writing the C1 register with any value clears this bit.  0 Not addressed 1 Addressed as a slave
2 SRW	Slave read/write  When addressed as a slave, SRW indicates the value of the $R/\overline{W}$ command bit of the calling address sent to the master.  0 Slave receive, master writing to slave 1 Slave transmit, master reading from slave
1 IICIF	Interrupt flag  This bit sets when an interrupt is pending. This bit must be cleared by software or by writing a 1 to it in the interrupt routine. One of the following events can set this bit: <ul style="list-style-type: none"> <li>• One byte transfer including ACK/NACK bit completes if FACK = 0</li> <li>• One byte transfer excluding ACK/NACK bit completes if FACK = 1. An ACK or NACK is sent on the bus by writing 0 or 1 to TXAK after this bit is set in receive mode</li> <li>• Match of slave address to calling address including primary slave address, range slave address, alert response address, second slave address, or general call address.</li> <li>• Arbitration lost</li> <li>• In SMBus mode, any timeouts except SCL and SDA high timeouts</li> </ul> 0 No interrupt pending 1 Interrupt pending
0 RXAK	Receive acknowledge

Table continues on the next page...


I2Cx\_S field descriptions (continued)

Field	Description
0	Acknowledge signal was received after the completion of one byte of data transmission on the bus
1	No acknowledge signal detected

56.3.5 I2C Data I/O register (I2Cx\_D)

Addresses: I2C0\_D is 4006\_6000h base + 4h offset = 4006\_6004h

I2C1\_D is 4006\_7000h base + 4h offset = 4006\_7004h



I2Cx\_D field descriptions

Field	Description
7-0 DATA	<p>Data</p> <p>In master transmit mode, when data is written to this register, a data transfer is initiated. The most significant bit is sent first. In master receive mode, reading this register initiates receiving of the next byte of data.</p> <p><b>NOTE:</b> When making the transition out of master receive mode, switch the I2C mode before reading the Data register to prevent an inadvertent initiation of a master receive data transfer.</p> <p>In slave mode, the same functions are available after an address match occurs.</p> <p>The C1[TX] bit must correctly reflect the desired direction of transfer in master and slave modes for the transmission to begin. For example, if the I2C module is configured for master transmit but a master receive is desired, reading the Data register does not initiate the receive.</p> <p>Reading the Data register returns the last byte received while the I2C module is configured in master receive or slave receive mode. The Data register does not reflect every byte that is transmitted on the I2C bus, and neither can software verify that a byte has been written to the Data register correctly by reading it back.</p> <p>In master transmit mode, the first byte of data written to the Data register following assertion of MST (start bit) or assertion of RSTA (repeated start bit) is used for the address transfer and must consist of the calling address (in bits 7-1) concatenated with the required R/W bit (in position bit 0).</p>

### 56.3.6 I2C Control Register 2 (I2Cx\_C2)

Addresses: I2C0\_C2 is 4006\_6000h base + 5h offset = 4006\_6005h

I2C1\_C2 is 4006\_7000h base + 5h offset = 4006\_7005h

Bit	7	6	5	4	3	2	1	0
Read	GCAEN	ADEXT	HDRS	SBRC	RMEN	AD[10:8]		
Write								
Reset	0	0	0	0	0	0	0	0


#### I2Cx\_C2 field descriptions

Field	Description
7 GCAEN	<p>General call address enable</p> <p>Enables general call address.</p> <p>0 Disabled 1 Enabled</p>
6 ADEXT	<p>Address extension</p> <p>Controls the number of bits used for the slave address.</p> <p>0 7-bit address scheme 1 10-bit address scheme</p>
5 HDRS	<p>High drive select</p> <p>Controls the drive capability of the I2C pads.</p> <p>0 Normal drive mode 1 High drive mode</p>
4 SBRC	<p>Slave baud rate control</p> <p>Enables independent slave mode baud rate at max frequency. This forces clock stretching on SCL in very fast I2C modes.</p> <p>0 The slave baud rate follows the master baud rate and clock stretching may occur 1 Slave baud rate is independent of the master baud rate</p>
3 RMEN	<p>Range address matching enable</p> <p>This bit controls slave address matching for addresses between the values of the A1 and RA registers. When this bit is set, a slave address match occurs for any address greater than the value of the A1 register and less than or equal to the value of the RA register.</p> <p>0 Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers. 1 Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers.</p>
2–0 AD[10:8]	<p>Slave address</p> <p>Contains the upper three bits of the slave address in the 10-bit address scheme. This field is valid only when the ADEXT bit is set.</p>

### 56.3.7 I2C Programmable Input Glitch Filter register (I2Cx\_FLT)

Addresses: I2C0\_FLT is 4006\_6000h base + 6h offset = 4006\_6006h

I2C1\_FLT is 4006\_7000h base + 6h offset = 4006\_7006h




I2Cx\_FLT field descriptions

Field	Description
7 Reserved	This read-only field is reserved and always has the value zero.
6-5 Reserved	This read-only field is reserved and always has the value zero.
4-0 FLT	I2C programmable filter factor  Controls the width of the glitch, in terms of bus clock cycles, that the filter must absorb. For any glitch whose size is less than or equal to this width setting, the filter does not allow the glitch to pass.  00h No filter/bypass 01-1Fh Filter glitches up to width of <i>n</i> bus clock cycles, where <i>n</i> =1-31d

### 56.3.8 I2C Range Address register (I2Cx\_RA)

Addresses: I2C0\_RA is 4006\_6000h base + 7h offset = 4006\_6007h

I2C1\_RA is 4006\_7000h base + 7h offset = 4006\_7007h



I2Cx\_RA field descriptions

Field	Description
7-1 RAD	Range slave address  This field contains the slave address to be used by the I2C module. The field is used in the 7-bit address scheme. Any nonzero write enables this register. This register's use is similar to that of the A1 register, but in addition this register can be considered a maximum boundary in range matching mode.
0 Reserved	This read-only field is reserved and always has the value zero.

### 56.3.9 I2C SMBus Control and Status register (I2Cx\_SMB)

#### NOTE

When the SCL and SDA signals are held high for a length of time greater than the high timeout period, the SHTF1 flag sets. Before reaching this threshold, while the system is detecting how long these signals are being held high, a master assumes that the bus is free. However, the SHTF1 bit rises in the bus transmission process with the idle bus state.

#### NOTE

When the TCKSEL bit is set, there is no meaning to monitor the SHTF1 bit because the bus speed is too high to match the protocol of SMBus.

Addresses: I2C0\_SMB is 4006\_6000h base + 8h offset = 4006\_6008h

I2C1\_SMB is 4006\_7000h base + 8h offset = 4006\_7008h

Bit	7	6	5	4	3	2	1	0
Read	FAACK	ALERTEN	SIICAEN	TCKSEL	SLTF	SHTF1	SHTF2	SHTF2IE
Write					w1c		w1c	
Reset	0	0	0	0	0	0	0	0

#### I2Cx\_SMB field descriptions

Field	Description
7 FAACK	<p>Fast NACK/ACK enable</p> <p>For SMBus packet error checking, the CPU must be able to issue an ACK or NACK according to the result of receiving data byte.</p> <p>0 An ACK or NACK is sent on the following receiving data byte 1 Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK.</p>
6 ALERTEN	<p>SMBus alert response address enable</p> <p>Enables or disables SMBus alert response address matching.</p> <p><b>NOTE:</b> After the host responds to a device that used the alert response address, you must use software to put the device's address on the bus. The alert protocol is described in the SMBus specification.</p> <p>0 SMBus alert response address matching is disabled 1 SMBus alert response address matching is enabled</p>
5 SIICAEN	<p>Second I2C address enable</p> <p>Enables or disables SMBus device default address.</p>

*Table continues on the next page...*


I2Cx\_SMB field descriptions (continued)

Field	Description
	0 I2C address register 2 matching is disabled 1 I2C address register 2 matching is enabled
4 TCKSEL	Timeout counter clock select Selects the clock source of the timeout counter. 0 Timeout counter counts at the frequency of the bus clock / 64 1 Timeout counter counts at the frequency of the bus clock
3 SLTF	SCL low timeout flag This bit is set when the SLT register (consisting of the SLTH and SLTL registers) is loaded with a non-zero value (LoValue) and an SCL low timeout occurs. Software clears this bit by writing a logic 1 to it. <b>NOTE:</b> The low timeout function is disabled when the SLT register's value is zero. 0 No low timeout occurs 1 Low timeout occurs
2 SHTF1	SCL high timeout flag 1 This read-only bit sets when SCL and SDA are held high more than clock x LoValue / 512, which indicates the bus is free. This bit is cleared automatically. 0 No SCL high and SDA high timeout occurs 1 SCL high and SDA high timeout occurs
1 SHTF2	SCL high timeout flag 2 This bit sets when SCL is held high and SDA is held low more than clock x LoValue/512. Software clears this bit by writing a 1 to it. 0 No SCL high and SDA low timeout occurs 1 SCL high and SDA low timeout occurs
0 SHTF2IE	SHTF2 interrupt enable Enables SCL high and SDA low timeout interrupt. 0 SHTF2 interrupt is disabled 1 SHTF2 interrupt is enabled

56.3.10 I2C Address Register 2 (I2Cx\_A2)

Addresses: I2C0\_A2 is 4006\_6000h base + 9h offset = 4006\_6009h

I2C1\_A2 is 4006\_7000h base + 9h offset = 4006\_7009h




### I2Cx\_A2 field descriptions

Field	Description
7–1 SAD	SMBus address  Contains the slave address used by the SMBus. This field is used on the device default address or other related addresses.
0 Reserved	This read-only field is reserved and always has the value zero.

### 56.3.11 I2C SCL Low Timeout Register High (I2Cx\_SLTH)

Addresses: I2C0\_SLTH is 4006\_6000h base + Ah offset = 4006\_600Ah

I2C1\_SLTH is 4006\_7000h base + Ah offset = 4006\_700Ah




#### I2Cx\_SLTH field descriptions

Field	Description
7–0 SSLT[15:8]	Most significant byte of SCL low timeout value that determines the timeout period of SCL low.

### 56.3.12 I2C SCL Low Timeout Register Low (I2Cx\_SLTL)

Addresses: I2C0\_SLTL is 4006\_6000h base + Bh offset = 4006\_600Bh

I2C1\_SLTL is 4006\_7000h base + Bh offset = 4006\_700Bh



#### I2Cx\_SLTL field descriptions

Field	Description
7–0 SSLT[7:0]	Least significant byte of SCL low timeout value that determines the timeout period of SCL low.

## 56.4 Functional Description

This section provides a comprehensive functional description of the I2C module.

### 56.4.1 I2C Protocol

The I2C bus system uses a serial data line (SDA) and a serial clock line (SCL) for data transfers. All devices connected to it must have open drain or open collector outputs. A logic AND function is exercised on both lines with external pull-up resistors. The value of these resistors depends on the system.

Normally, a standard instance of communication is composed of four parts:

1. START signal
2. Slave address transmission
3. Data transfer
4. STOP signal

The STOP signal should not be confused with the CPU STOP instruction. The following figure illustrates I2C bus system communication.




Figure 56-38. I2C Bus Transmission Signals

### 56.4.1.1 START Signal

The bus is free when no master device is engaging the bus (both SCL and SDA are high). When the bus is free, a master may initiate communication by sending a START signal. A START signal is defined as a high-to-low transition of SDA while SCL is high. This signal denotes the beginning of a new data transfer (each data transfer might contain several bytes of data) and brings all slaves out of their idle states.

### 56.4.1.2 Slave Address Transmission

Immediately after the START signal, the first byte of a data transfer is the slave address transmitted by the master. This address is a 7-bit calling address followed by an  $R/\overline{W}$  bit. The  $R/\overline{W}$  bit tells the slave the desired direction of data transfer.

- 1 = Read transfer: The slave transmits data to the master
- 0 = Write transfer: The master transmits data to the slave

Only the slave with a calling address that matches the one transmitted by the master responds by sending an acknowledge bit. The slave sends the acknowledge bit by pulling SDA low at the ninth clock.

No two slaves in the system can have the same address. If the I2C module is the master, it must not transmit an address that is equal to its own slave address. The I2C module cannot be master and slave at the same time. However, if arbitration is lost during an address cycle, the I2C module reverts to slave mode and operates correctly even if it is being addressed by another master.

### 56.4.1.3 Data Transfers

When successful slave addressing is achieved, data transfer can proceed on a byte-by-byte basis in the direction specified by the  $R/\overline{W}$  bit sent by the calling master.

All transfers that follow an address cycle are referred to as data transfers, even if they carry subaddress information for the slave device.

Each data byte is 8 bits long. Data may be changed only while SCL is low. Data must be held stable while SCL is high. There is one clock pulse on SCL for each data bit, and the MSB is transferred first. Each data byte is followed by a ninth (acknowledge) bit, which is signaled from the receiving device by pulling SDA low at the ninth clock. In summary, one complete data transfer needs nine clock pulses.

If the slave receiver does not acknowledge the master in the ninth bit, the slave must leave SDA high. The master interprets the failed acknowledgement as an unsuccessful data transfer.

If the master receiver does not acknowledge the slave transmitter after a data byte transmission, the slave interprets it as an end to data transfer and releases the SDA line.

In the case of a failed acknowledgement by either the slave or master, the data transfer is aborted and the master does one of two things:

- Relinquishes the bus by generating a STOP signal.
- Commences a new call by generating a repeated START signal.

### 56.4.1.4 STOP Signal

The master can terminate the communication by generating a STOP signal to free the bus. A STOP signal is defined as a low-to-high transition of SDA while SCL is asserted.

The master can generate a STOP signal even if the slave has generated an acknowledgement, at which point the slave must release the bus.

### 56.4.1.5 Repeated START Signal

The master may generate a START signal followed by a calling command without generating a STOP signal first. This action is called a repeated START. The master uses a repeated START to communicate with another slave or with the same slave in a different mode (transmit/receive mode) without releasing the bus.

### 56.4.1.6 Arbitration Procedure

The I2C bus is a true multimaster bus that allows more than one master to be connected on it.


If two or more masters try to control the bus at the same time, a clock synchronization procedure determines the bus clock. The bus clock's low period is equal to the longest clock low period, and the high period is equal to the shortest one among the masters.

The relative priority of the contending masters is determined by a data arbitration procedure. A bus master loses arbitration if it transmits logic level 1 while another master transmits logic level 0. The losing masters immediately switch to slave receive mode and

stop driving SDA output. In this case, the transition from master to slave mode does not generate a STOP condition. Meanwhile, hardware sets a status bit to indicate the loss of arbitration.

### 56.4.1.7 Clock Synchronization

Because wire AND logic is performed on SCL, a high-to-low transition on SCL affects all devices connected on the bus. The devices start counting their low period and, after a device's clock has gone low, that device holds SCL low until the clock reaches its high state. However, the change of low to high in this device clock might not change the state of SCL if another device clock is still within its low period. Therefore, the synchronized clock SCL is held low by the device with the longest low period. Devices with shorter low periods enter a high wait state during this time (see the following diagram). When all applicable devices have counted off their low period, the synchronized clock SCL is released and pulled high. Afterward there is no difference between the device clocks and the state of SCL, and all devices start counting their high periods. The first device to complete its high period pulls SCL low again.



**Figure 56-39. I2C Clock Synchronization**

### 56.4.1.8 Handshaking

The clock synchronization mechanism can be used as a handshake in data transfers. A slave device may hold SCL low after completing a single byte transfer (9 bits). In this case, it halts the bus clock and forces the master clock into wait states until the slave releases SCL.

## 56.4.1.9 Clock Stretching

The clock synchronization mechanism can be used by slaves to slow down the bit rate of a transfer. After the master drives SCL low, a slave can drive SCL low for the required period and then release it. If the slave's SCL low period is greater than the master's SCL low period, the resulting SCL bus signal's low period is stretched.

## 56.4.1.10 I2C Divider and Hold Values

Table 56-41. I2C Divider and Hold Values

ICR (hex)	SCL Divider	SDA Hold Value	SCL Hold (Start) Value	SCL Hold (Stop) Value	ICR (hex)	SCL Divider (clocks)	SDA Hold (clocks)	SCL Hold (Start) Value	SCL Hold (Stop) Value
00	20	7	6	11	20	160	17	78	81
01	22	7	7	12	21	192	17	94	97
02	24	8	8	13	22	224	33	110	113
03	26	8	9	14	23	256	33	126	129
04	28	9	10	15	24	288	49	142	145
05	30	9	11	16	25	320	49	158	161
06	34	10	13	18	26	384	65	190	193
07	40	10	16	21	27	480	65	238	241
08	28	7	10	15	28	320	33	158	161
09	32	7	12	17	29	384	33	190	193
0A	36	9	14	19	2A	448	65	222	225
0B	40	9	16	21	2B	512	65	254	257
0C	44	11	18	23	2C	576	97	286	289
0D	48	11	20	25	2D	640	97	318	321
0E	56	13	24	29	2E	768	129	382	385
0F	68	13	30	35	2F	960	129	478	481
10	48	9	18	25	30	640	65	318	321
11	56	9	22	29	31	768	65	382	385
12	64	13	26	33	32	896	129	446	449
13	72	13	30	37	33	1024	129	510	513
14	80	17	34	41	34	1152	193	574	577
15	88	17	38	45	35	1280	193	638	641
16	104	21	46	53	36	1536	257	766	769
17	128	21	58	65	37	1920	257	958	961
18	80	9	38	41	38	1280	129	638	641

Table continues on the next page...

Table 56-41. I2C Divider and Hold Values (continued)

ICR (hex)	SCL Divider	SDA Hold Value	SCL Hold (Start) Value	SCL Hold (Stop) Value	ICR (hex)	SCL Divider (clocks)	SDA Hold (clocks)	SCL Hold (Start) Value	SCL Hold (Stop) Value
19	96	9	46	49	39	1536	129	766	769
1A	112	17	54	57	3A	1792	257	894	897
1B	128	17	62	65	3B	2048	257	1022	1025
1C	144	25	70	73	3C	2304	385	1150	1153
1D	160	25	78	81	3D	2560	385	1278	1281
1E	192	33	94	97	3E	3072	513	1534	1537
1F	240	33	118	121	3F	3840	513	1918	1921

## 56.4.2 10-bit Address

For 10-bit addressing, 0x11110 is used for the first 5 bits of the first address byte. Various combinations of read/write formats are possible within a transfer that includes 10-bit addressing.

### 56.4.2.1 Master-Transmitter Addresses a Slave-Receiver

The transfer direction is not changed. When a 10-bit address follows a START condition, each slave compares the first seven bits of the first byte of the slave address (11110XX) with its own address and tests whether the eighth bit ( $R/\overline{W}$  direction bit) is 0. It is possible that more than one device finds a match and generates an acknowledge (A1). Each slave that finds a match compares the eight bits of the second byte of the slave address with its own address, but only one slave finds a match and generate an acknowledge (A2). The matching slave remains addressed by the master until it receives a STOP condition (P) or a repeated START condition (Sr) followed by a different slave address.

Table 56-42. Master-Transmitter Addresses Slave-Receiver with a 10-bit Address

S	Slave address's first 7 bits 11110 + AD10 + AD9	R/W 0	A1	Slave address's second byte AD[8:1]	A2	Data	A	...	Data	A/A	P

After the master-transmitter has sent the first byte of the 10-bit address, the slave-receiver sees an I2C interrupt. User software must ensure that for this interrupt, the contents of the Data register are ignored and not treated as valid data.

### 56.4.2.2 Master-Receiver Addresses a Slave-Transmitter

The transfer direction is changed after the second  $R/\overline{W}$  bit. Up to and including acknowledge bit A2, the procedure is the same as that described for a master-transmitter addressing a slave-receiver. After the repeated START condition (Sr), a matching slave remembers that it was addressed before. This slave then checks whether the first seven bits of the first byte of the slave address following Sr are the same as they were after the START condition (S), and it tests whether the eighth ( $R/\overline{W}$ ) bit is 1. If there is a match, the slave considers that it has been addressed as a transmitter and generates acknowledge A3. The slave-transmitter remains addressed until it receives a STOP condition (P) or a repeated START condition (Sr) followed by a different slave address.

After a repeated START condition (Sr), all other slave devices also compare the first seven bits of the first byte of the slave address with their own addresses and test the eighth ( $R/\overline{W}$ ) bit. However, none of them are addressed because  $R/\overline{W} = 1$  (for 10-bit devices), or the 11110XX slave address (for 7-bit devices) does not match.

**Table 56-43. Master-Receiver Addresses a Slave-Transmitter with a 10-bit Address**

S	Slave address first 7 bits 11110 + AD10 + AD9	R/W 0	A1	Slave address second byte AD[8:1]	A2	Sr	Slave address first 7 bits 11110 + AD10 + AD9	R/W 1	A3	Data	A	...	Data	A	P
---	--	----------	----	--------------------------------------	----	----	--	----------	----	------	---	-----	------	---	---

After the master-receiver has sent the first byte of the 10-bit address, the slave-transmitter sees an I2C interrupt. User software must ensure that for this interrupt, the contents of the Data register are ignored and not treated as valid data.

### 56.4.3 Address Matching

All received addresses can be requested in 7-bit or 10-bit address format. The Address Register 1, which contains the I2C primary slave address, always participates in the address matching process. If the GCAEN bit is set, general call participates the address matching process. If the ALERTEN bit is set, alert response participates the address matching process. If the SIICAEN bit is set, the Address Register 2 participates in the

address matching process. If the Range Address register is programmed to a nonzero value, the range address itself participates in the address matching process. If the RMEN bit is set, any address within the range of values of the Address Register 1 and the Range Address register participates in the address matching process. The Range Address register must be programmed to a value greater than the value of the Address Register 1.

When the I2C module responds to one of these addresses, it acts as a slave-receiver and the IAAS bit is set after the address cycle. Software must read the Data register after the first byte transfer to determine that the address is matched.

## 56.4.4 System Management Bus Specification

SMBus provides a control bus for system and power management related tasks. A system can use SMBus to pass messages to and from devices instead of tripping individual control lines. Removing the individual control lines reduces pin count. Accepting messages ensures future expandability. With the system management bus, a device can provide manufacturer information, tell the system what its model/part number is, save its state for a suspend event, report different types of errors, accept control parameters, and return its status.

### 56.4.4.1 Timeouts

The  $T_{\text{TIMEOUT,MIN}}$  parameter allows a master or slave to conclude that a defective device is holding the clock low indefinitely or a master is intentionally trying to drive devices off the bus. It is highly recommended that a slave device release the bus (stop driving the bus and let SCL and SDA float high) when it detects any single clock held low longer than  $T_{\text{TIMEOUT,MIN}}$ . Devices that have detected this condition must reset their communication and be able to receive a new START condition within the timeframe of  $T_{\text{TIMEOUT,MAX}}$ .

SMBus defines a clock low timeout,  $T_{\text{TIMEOUT}}$ , of 35 ms, specifies  $T_{\text{LOW:SEXT}}$  as the cumulative clock low extend time for a slave device, and specifies  $T_{\text{LOW:MEXT}}$  as the cumulative clock low extend time for a master device.

#### 56.4.4.1.1 SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than a timeout value condition. Devices that have detected the timeout condition must reset the communication. When

the I2C module is an active master, if it detects that SMBCLK low has exceeded the value of  $T_{\text{TIMEOUT,MIN}}$ , it must generate a stop condition within or after the current data byte in the transfer process. When the I2C module is a slave, if it detects the  $T_{\text{TIMEOUT,MIN}}$  condition, it resets its communication and is then able to receive a new START condition.

#### **56.4.4.1.2 SCL High Timeout**

When the I2C module has determined that the SMBCLK and SMBDAT signals have been high for at least  $T_{\text{HIGH:MAX}}$ , it assumes that the bus is idle. A HIGH timeout can occur in two ways:


1. HIGH timeout detected after a STOP condition appears on the bus
2. HIGH timeout detected after a START condition, but before a STOP condition appears on the bus

Any master detecting either scenario can assume the bus is free when SHTF1 rises. A HIGH timeout occurs in scenario 2 if a master ever detects that both the BUSY bit is high and SHTF1 is high.

When the SMBDAT signal is low and the SMBCLK signal is high for a period of time, the other kind of timeout occurs. The time period must be defined in software. SHTF2 is used as the flag when the time limit is reached. This flag is also an interrupt resource, so it also triggers IICIF.

#### **56.4.4.1.3 CSMBCLK TIMEOUT MEXT and CSMBCLK TIMEOUT SEXT**

The following figure illustrates the definition of the timeout intervals  $T_{\text{LOW:SEXT}}$  and  $T_{\text{LOW:MEXT}}$ . When in master mode, the I2C module must not cumulatively extend its clock cycles for a period greater than  $T_{\text{LOW:MEXT}}$  within a byte, where each byte is defined as START-to-ACK, ACK-to-ACK, or ACK-to-STOP. When CSMBCLK TIMEOUT MEXT occurs, SMBus MEXT rises and also triggers the SLTF.



**Figure 56-40. Timeout measurement intervals**

A master is allowed to abort the transaction in progress to any slave that violates the  $T_{LOW:SEXT}$  or  $T_{TIMEOUT,MIN}$  specifications. To abort the transaction, the master issues a STOP condition at the conclusion of the byte transfer in progress. When a slave, the I2C module must not cumulatively extend its clock cycles for a period greater than  $T_{LOW:SEXT}$  during any message from the initial START to the STOP. When CSMBCLK TIMEOUT SEXT occurs, SEXT rises and also triggers SLTF.

#### NOTE

CSMBCLK TIMEOUT SEXT and CSMBCLK TIMEOUT MEXT are optional functions that are implemented in the second step.

#### 56.4.4.2 FAST ACK and NACK

To improve reliability and communication robustness, implementation of packet error checking (PEC) by SMBus devices is optional for SMBus devices but required for devices participating in and only during the address resolution protocol (ARP) process. The PEC is a CRC-8 error checking byte, calculated on all the message bytes. The PEC is appended to the message by the device that supplied the last data byte. If the PEC is present but not correct, a NACK is issued by the receiver. Otherwise an ACK is issued. In order to calculate the CRC-8 by software, this module can hold the SCL line low after receiving the eighth SCL (8th bit) if this byte is a data byte. So software can determine whether an ACK or NACK should be sent to the bus by setting or clearing the TXAK bit if the FACK (fast ACK/NACK enable) bit is enabled.

SMBus requires a device always to acknowledge its own address, as a mechanism to detect the presence of a removable device (such as a battery or docking station) on the bus. In addition to indicating a slave device busy condition, SMBus uses the NACK mechanism to indicate the reception of an invalid command or invalid data. Because such a condition may occur on the last byte of the transfer, SMBus devices are required to

have the ability to generate the not acknowledge after the transfer of each byte and before the completion of the transaction. This requirement is important because SMBus does not provide any other resend signaling. This difference in the use of the NACK signaling has implications on the specific implementation of the SMBus port, especially in devices that handle critical system data such as the SMBus host and the SBS components.

**NOTE**

In the last byte of master receive slave transmit mode, the master must send a NACK to the bus, so FACK must be switched off before the last byte transmits.

**56.4.5 Resets**

The I2C module is disabled after a reset. The I2C module cannot cause a core reset.

**56.4.6 Interrupts**

The I2C module generates an interrupt when any of the events in the following table occur, provided that the IICIE bit is set. The interrupt is driven by the IICIF bit (of the I2C Status Register) and masked with the IICIE bit (of the I2C Control Register 1). The IICIF bit must be cleared (by software) by writing 1 to it in the interrupt routine. The SMBus timeouts interrupt is driven by SLTF and masked with the IICIE bit. The SLTF bit must be cleared by software by writing 1 to it in the interrupt routine. You can determine the interrupt type by reading the Status Register.

**NOTE**

In master receive mode, the FACK bit must be set to zero before the last byte transfer.

**Table 56-44. Interrupt Summary**

Interrupt Source	Status	Flag	Local Enable
Complete 1-byte transfer	TCF	IICIF	IICIE
Match of received calling address	IAAS	IICIF	IICIE
Arbitration lost	ARBL	IICIF	IICIE
SMBus SCL low timeout	SLTF	IICIF	IICIE
SMBus SCL high SDA low timeout	SHTF2	IICIF	IICIE & SHTF2IE
Wakeup from stop or wait mode	IAAS	IICIF	IICIE & WUEN

### 56.4.6.1 Byte Transfer Interrupt

The transfer complete flag (TCF) bit is set at the falling edge of the ninth clock to indicate the completion of a byte and acknowledgement transfer. When FACK is enabled, TCF is then set at the falling edge of 8th clock to indicate the completion of byte.

### 56.4.6.2 Address Detect Interrupt

When the calling address matches the programmed slave address (I2C Address Register) or when the GCAEN bit is set and a general call is received, the IAAS bit in the Status Register is set. The CPU is interrupted, provided the IICIE bit is set. The CPU must check the SRW bit and set its Tx mode accordingly.

### 56.4.6.3 Exit from Low-Power/Stop Modes

The slave receive input detect circuit and address matching feature are still active on low power modes (wait and stop). An asynchronous input matching slave address or general call address brings the CPU out of low power/stop mode if the interrupt is not masked. Therefore, TCF and IAAS both can trigger this interrupt.

### 56.4.6.4 Arbitration Lost Interrupt

The I2C is a true multimaster bus that allows more than one master to be connected on it. If two or more masters try to control the bus at the same time, the relative priority of the contending masters is determined by a data arbitration procedure. The I2C module asserts the arbitration-lost interrupt when it loses the data arbitration process and the ARBL bit in the Status Register is set.

Arbitration is lost in the following circumstances:

1. SDA is sampled as low when the master drives high during an address or data transmit cycle.
2. SDA is sampled as low when the master drives high during the acknowledge bit of a data receive cycle.
3. A START cycle is attempted when the bus is busy.
4. A repeated START cycle is requested in slave mode.
5. A STOP condition is detected when the master did not request it.

The ARBL bit must be cleared (by software) by writing 1 to it.

### 56.4.6.5 Timeout Interrupt in SMBus

When the IICIE bit is set, the I2C module asserts a timeout interrupt (outputs SLTF and SHTF2) upon detection of any of the mentioned timeout conditions, with one exception. The SCL high and SDA high TIMEOUT mechanism must not be used to influence the timeout interrupt output, because this timeout indicates an idle condition on the bus. SHTF1 rises when it matches the SCL high and SDA high TIMEOUT and falls automatically just to indicate the bus status. The SHTF2's timeout period is the same as that of SHTF1, which is short compared to that of SLTF, so another control bit, SHTF2IE, is added to enable or disable it.

### 56.4.7 Programmable Input Glitch Filter

An I2C glitch filter has been added outside legacy I2C modules but within the I2C package. This filter can absorb glitches on the I2C clock and data lines for the I2C module. The width of the glitch to absorb can be specified in terms of the number of (half) bus clock cycles. A single Programmable Input Glitch Filter control register is provided. Effectively, any down-up-down or up-down-up transition on the data line that occurs within the number of clock cycles programmed in this register is ignored by the I2C module. The programmer must specify the size of the glitch (in terms of bus clock cycles) for the filter to absorb and not pass.




Figure 56-41. Programmable input glitch filter diagram

### 56.4.8 Address Matching Wakeup

When a primary, range, or general call address match occurs when the I2C module is in slave receive mode, the MCU wakes from low power mode with no peripheral bus running. After the address matching IAAS bit is set, an interrupt is sent at the end of address matching to wake the core. The IAAS bit must be cleared after the clock recovery.

**NOTE**

After the system recovers and is in run mode, restart the I2C module if necessary. The SCL line is not held low until the I2C module resets after address matching. The main purpose of this feature is to wake the MCU from stop mode. Data sent on the bus that is the same as a target device address might also wake the target MCU.

**56.4.9 DMA Support**

If the DMAEN bit is cleared and the IICIE bit is set, an interrupt condition generates an interrupt request. If the DMAEN bit is set and the IICIE bit is set, an interrupt condition generates a DMA request instead. DMA requests are generated by the transfer complete flag (TCF).

If the DMAEN bit is set, the only arbitration lost is to another I2C module (error), and SCL low timeouts (error) generate CPU interrupts. All other events initiate a DMA transfer.

**NOTE**

Before the last byte of master receive mode, TXAK must be set to send a NACK after the last byte's transfer. Therefore, the DMA must be disabled before the last byte's transfer.

**NOTE**

In 10-bit address mode transmission, the addresses to send occupy 2-3 bytes. During this transfer period, the DMA must be disabled because the C1 register is written to send a repeat start or to change the transfer direction.

**56.5 Initialization/Application Information**

## Module Initialization (Slave)


1. Write: Control Register 2
  - to enable or disable general call
  - to select 10-bit or 7-bit addressing mode
2. Write: Address Register 1 to set the slave address
3. Write: Control Register 1 to enable the I2C module and interrupts
4. Initialize RAM variables (IICEN = 1 and IICIE = 1) for transmit data
5. Initialize RAM variables used to achieve the routine shown in the following figure

## Module Initialization (Master)

1. Write: Frequency Divider register to set the I2C baud rate (example provided in this chapter)
2. Write: Control Register 1 to enable the I2C module and interrupts
3. Initialize RAM variables (IICEN = 1 and IICIE = 1) for transmit data
4. Initialize RAM variables used to achieve the routine shown in the following figure
5. Write: Control Register 1 to enable TX
6. Write: Control Register 1 to enable MST (master mode)
7. Write: Data register with the address of the target slave (the LSB of this byte determines whether the communication is master receive or transmit)

The routine shown in the following figure can handle both master and slave I2C operations. For slave operation, an incoming I2C message that contains the proper address begins I2C communication. For master operation, communication must be initiated by writing the Data register.





**Notes:**

1. If general call or SIICAEN is enabled, check to determine if the received address is a general call address (0x00) or an SMBus device default address. In either case, they must be handled by user software.
2. In receive mode, one bit time delay may be needed before the first and second data reading.

**Figure 56-43. Typical I2C SMBus Interrupt Routine**

# Chapter 57

## Universal Asynchronous Receiver/Transmitter (UART)

### 57.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The UART allows asynchronous serial communication with peripheral devices and CPUs.

#### 57.1.1 Features

The UART includes the following features:

- Full-duplex operation
- Standard mark/space non-return-to-zero (NRZ) format
- Selectable IrDA 1.4 return-to-zero-inverted (RZI) format with programmable pulse width
- 13-bit baud rate selection with /32 fractional divide, based on the module clock frequency
- Programmable 8-bit or 9-bit data format
- Separately enabled transmitter and receiver
- Programmable transmitter output polarity
- Programmable receive input polarity
- 13-bit break character option

- 11-bit break character detection option
- Independent FIFO structure for transmit and receive
- Two receiver wakeup methods:
  - Idle line wakeup
  - Address mark wakeup
- Address match feature in the receiver to reduce address mark wakeup ISR overhead
- Ability to select MSB or LSB to be first bit on wire
- Hardware flow control support for request to send (RTS) and clear to send (CTS) signals
- Support for ISO 7816 protocol to interface with SIM cards and smart cards
  - Support for T=0 and T=1 protocols
  - Automatic retransmission of NACK'd packets with programmable retry threshold
  - Support for 11 and 12 ETU transfers
  - Detection of initial packet and automated transfer parameter programming
  - Interrupt-driven operation with seven ISO-7816 specific interrupts:
    - Wait time violated
    - Character wait time violated
    - Block wait time violated
    - Initial frame detected
    - Transmit error threshold exceeded
    - Receive error threshold exceeded
    - Guard time violated
- Support for CEA709.1-B protocol used in building automation and home networking systems
  - Automatic clock resynchronization
  - Support for collision detection
- Interrupt-driven operation with 12 flags, not specific to ISO-7816 support

- Transmitter data buffer at or below watermark
  - Transmission complete
  - Receiver data buffer at or above watermark
  - Idle receiver input
  - Receiver data buffer overrun
  - Receiver data buffer underflow
  - Transmit data buffer overflow
  - Noise error
  - Framing error
  - Parity error
  - Active edge on receive pin
  - LIN break detect
- Receiver framing error detection
  - Hardware parity generation and checking
  - 1/16 bit-time noise detection
  - DMA interface

## 57.1.2 Modes of operation

The UART functions in the same way in all the normal modes.

It has the following two low power modes:

- Wait mode
- Stop mode

### 57.1.2.1 Run mode

This is the normal mode of operation.

### 57.1.2.2 Wait mode

UART operation in the Wait mode depends on the state of the C1[UARTSWAI] field.

- If the C1[UARTSWAI] field is cleared, and the CPU is in Wait mode, the UART operates normally.
- If the C1[UARTSWAI] field is set, and the CPU is in Wait mode, the UART clock generation ceases and the UART module enters a power conservation state.

The C1[UARTSWAI] field does not initiate any power down or power up procedures for the ISO-7816 smartcard interface.

Setting C1[UARTSWAI] does not affect the state of the C2[RE] or C2[TE].

If C1[UARTSWAI] is set, any ongoing transmission or reception stops at the Wait mode entry. The transmission or reception resumes when either an internal or external interrupt brings the CPU out of Wait mode. Bringing the CPU out of Wait mode by reset aborts any ongoing transmission or reception and resets the UART.

### 57.1.2.3 Stop mode

The UART is inactive during Stop mode for reduced power consumption. The STOP instruction does not affect the UART register states, but the UART module clock is disabled. The UART operation resumes after an external interrupt brings the CPU out of Stop mode. Bringing the CPU out of Stop mode by reset aborts any ongoing transmission or reception and resets the UART. Entering or leaving Stop mode does not initiate any power down or power up procedures for the ISO-7816 smartcard interface.

## 57.2 UART signal descriptions

The UART signals are shown in the following table.

**Table 57-1. UART signal descriptions**

Signal	Description	I/O
CTS	Clear to send	I
RTS	Request to send	O
RXD	Receive data	I
TXD	Transmit data	O
$\overline{\text{Collision}}$	Collision detect	I

## 57.2.1 Detailed signal descriptions

The detailed signal descriptions of the UART are shown in the following table.

**Table 57-2. UART—Detailed signal descriptions**

Signal	I/O	Description
$\overline{\text{CTS}}$	I	Clear to send. Indicates whether the UART can start transmitting data when flow control is enabled.
		<b>State meaning</b> Asserted—Data transmission can start. Negated—Data transmission cannot start.
		<b>Timing</b> Assertion—When transmitting device's $\overline{\text{RTS}}$ asserts. Negation—When transmitting device's $\overline{\text{RTS}}$ deasserts.
RTS	O	Request to send. When driven by the receiver, indicates whether the UART is ready to receive data. When driven by the transmitter, can enable an external transceiver during transmission.
		<b>State Meaning</b> Asserted—When driven by the receiver, ready to receive data. When driven by the transmitter, enable the external transmitter. Negated—When driven by the receiver, not ready to receive data. When driven by the transmitter, disable the external transmitter.
		<b>Timing</b> Assertion—Can occur at any time; can assert asynchronously to the other input signals. Negation—Can occur at any time; can deassert asynchronously to the other input signals.
RXD	I	Receive data. Serial data input to receiver.
		<b>State meaning</b> Whether RXD is interpreted as a 1 or 0 depends on the bit encoding method along with other configuration settings.
		<b>Timing</b> Sampled at a frequency determined by the module clock divided by the baud rate.
TXD	O	Transmit data. Serial data output from transmitter.
		<b>State meaning</b> Whether TXD is interpreted as a 1 or 0 depends on the bit encoding method along with other configuration settings.
		<b>Timing</b> Driven at the beginning or within a bit time according to the bit encoding method along with other configuration settings. Otherwise, transmissions are independent of reception timing.
$\overline{\text{Collision}}$	I	Collision Detect. Indicates if a collision is detected during Data Transmission.
		<b>State Meaning</b> Asserted—Indicates a collision detection. UARTxCPW determines the length of this pulse for valid collision detection. Negated—No collision detected.
		<b>Timing</b> Asserts asynchronously to other input signals.

## 57.3 Memory map and registers

This section provides a detailed description of all memory and registers.

Accessing reserved addresses within the memory map results in a transfer error. None of the contents of the implemented addresses are modified as a result of that access.

Only byte accesses are supported.

**UART memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_A000	UART Baud Rate Registers: High (UART0_BDH)	8	R/W	00h	<a href="#">57.3.1/1902</a>
4006_A001	UART Baud Rate Registers: Low (UART0_BDL)	8	R/W	04h	<a href="#">57.3.2/1904</a>
4006_A002	UART Control Register 1 (UART0_C1)	8	R/W	00h	<a href="#">57.3.3/1905</a>
4006_A003	UART Control Register 2 (UART0_C2)	8	R/W	00h	<a href="#">57.3.4/1907</a>
4006_A004	UART Status Register 1 (UART0_S1)	8	R	C0h	<a href="#">57.3.5/1909</a>
4006_A005	UART Status Register 2 (UART0_S2)	8	R/W	00h	<a href="#">57.3.6/1912</a>
4006_A006	UART Control Register 3 (UART0_C3)	8	R/W	00h	<a href="#">57.3.7/1914</a>
4006_A007	UART Data Register (UART0_D)	8	R/W	00h	<a href="#">57.3.8/1915</a>
4006_A008	UART Match Address Registers 1 (UART0_MA1)	8	R/W	00h	<a href="#">57.3.9/1917</a>
4006_A009	UART Match Address Registers 2 (UART0_MA2)	8	R/W	00h	<a href="#">57.3.10/1917</a>
4006_A00A	UART Control Register 4 (UART0_C4)	8	R/W	00h	<a href="#">57.3.11/1918</a>
4006_A00B	UART Control Register 5 (UART0_C5)	8	R/W	00h	<a href="#">57.3.12/1919</a>
4006_A00C	UART Extended Data Register (UART0_ED)	8	R	00h	<a href="#">57.3.13/1920</a>
4006_A00D	UART Modem Register (UART0_MODEM)	8	R/W	00h	<a href="#">57.3.14/1921</a>

*Table continues on the next page...*

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_A00E	UART Infrared Register (UART0_IR)	8	R/W	00h	<a href="#">57.3.15/1922</a>
4006_A010	UART FIFO Parameters (UART0_PFIPO)	8	R/W	<a href="#">See section</a>	<a href="#">57.3.16/1923</a>
4006_A011	UART FIFO Control Register (UART0_CFIPO)	8	R/W	00h	<a href="#">57.3.17/1925</a>
4006_A012	UART FIFO Status Register (UART0_SFIPO)	8	R/W	C0h	<a href="#">57.3.18/1926</a>
4006_A013	UART FIFO Transmit Watermark (UART0_TWFIPO)	8	R/W	00h	<a href="#">57.3.19/1927</a>
4006_A014	UART FIFO Transmit Count (UART0_TCFIPO)	8	R	00h	<a href="#">57.3.20/1928</a>
4006_A015	UART FIFO Receive Watermark (UART0_RWFIPO)	8	R/W	01h	<a href="#">57.3.21/1928</a>
4006_A016	UART FIFO Receive Count (UART0_RCFIPO)	8	R	00h	<a href="#">57.3.22/1929</a>
4006_A018	UART 7816 Control Register (UART0_C7816)	8	R/W	00h	<a href="#">57.3.23/1930</a>
4006_A019	UART 7816 Interrupt Enable Register (UART0_IE7816)	8	R/W	00h	<a href="#">57.3.24/1932</a>
4006_A01A	UART 7816 Interrupt Status Register (UART0_IS7816)	8	R/W	00h	<a href="#">57.3.25/1933</a>
4006_A01B	UART 7816 Wait Parameter Register (UART0_WP7816T0)	8	R/W	0Ah	<a href="#">57.3.26/1935</a>
4006_A01B	UART 7816 Wait Parameter Register (UART0_WP7816T1)	8	R/W	0Ah	<a href="#">57.3.27/1936</a>
4006_A01C	UART 7816 Wait N Register (UART0_WN7816)	8	R/W	00h	<a href="#">57.3.28/1937</a>
4006_A01D	UART 7816 Wait FD Register (UART0_WF7816)	8	R/W	01h	<a href="#">57.3.29/1937</a>
4006_A01E	UART 7816 Error Threshold Register (UART0_ET7816)	8	R/W	00h	<a href="#">57.3.30/1938</a>
4006_A01F	UART 7816 Transmit Length Register (UART0_TL7816)	8	R/W	00h	<a href="#">57.3.31/1939</a>
4006_A021	UART CEA709.1-B Control Register 6 (UART0_C6)	8	R/W	00h	<a href="#">57.3.32/1939</a>
4006_A022	UART CEA709.1-B Packet Cycle Time Counter High (UART0_PCTH)	8	R/W	00h	<a href="#">57.3.33/1940</a>
4006_A023	UART CEA709.1-B Packet Cycle Time Counter Low (UART0_PCTL)	8	R/W	00h	<a href="#">57.3.34/1941</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_A024	UART CEA709.1-B Beta1 Timer (UART0_B1T)	8	R/W	00h	<a href="#">57.3.35/1942</a>
4006_A025	UART CEA709.1-B Secondary Delay Timer High (UART0_SDTH)	8	R/W	00h	<a href="#">57.3.36/1942</a>
4006_A026	UART CEA709.1-B Secondary Delay Timer Low (UART0_SDTL)	8	R/W	00h	<a href="#">57.3.37/1943</a>
4006_A027	UART CEA709.1-B Preamble (UART0_PRE)	8	R/W	00h	<a href="#">57.3.38/1943</a>
4006_A028	UART CEA709.1-B Transmit Packet Length (UART0_TPL)	8	R/W	00h	<a href="#">57.3.39/1944</a>
4006_A029	UART CEA709.1-B Interrupt Enable Register (UART0_IE)	8	R/W	00h	<a href="#">57.3.40/1944</a>
4006_A02A	UART CEA709.1-B WBASE (UART0_WB)	8	R/W	00h	<a href="#">57.3.41/1946</a>
4006_A02B	UART CEA709.1-B Status Register (UART0_S3)	8	R/W	00h	<a href="#">57.3.42/1946</a>
4006_A02C	UART CEA709.1-B Status Register (UART0_S4)	8	R/W	00h	<a href="#">57.3.43/1948</a>
4006_A02D	UART CEA709.1-B Received Packet Length (UART0_RPL)	8	R	00h	<a href="#">57.3.44/1949</a>
4006_A02E	UART CEA709.1-B Received Preamble Length (UART0_RPREL)	8	R	00h	<a href="#">57.3.45/1950</a>
4006_A02F	UART CEA709.1-B Collision Pulse Width (UART0_CPW)	8	R/W	00h	<a href="#">57.3.46/1950</a>
4006_A030	UART CEA709.1-B Receive Indeterminate Time (UART0_RIDT)	8	R/W	00h	<a href="#">57.3.47/1951</a>
4006_A031	UART CEA709.1-B Transmit Indeterminate Time (UART0_TIDT)	8	R/W	00h	<a href="#">57.3.48/1951</a>
4006_B000	UART Baud Rate Registers: High (UART1_BDH)	8	R/W	00h	<a href="#">57.3.1/1902</a>
4006_B001	UART Baud Rate Registers: Low (UART1_BDL)	8	R/W	04h	<a href="#">57.3.2/1904</a>
4006_B002	UART Control Register 1 (UART1_C1)	8	R/W	00h	<a href="#">57.3.3/1905</a>
4006_B003	UART Control Register 2 (UART1_C2)	8	R/W	00h	<a href="#">57.3.4/1907</a>
4006_B004	UART Status Register 1 (UART1_S1)	8	R	C0h	<a href="#">57.3.5/1909</a>
4006_B005	UART Status Register 2 (UART1_S2)	8	R/W	00h	<a href="#">57.3.6/1912</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_B006	UART Control Register 3 (UART1_C3)	8	R/W	00h	<a href="#">57.3.7/1914</a>
4006_B007	UART Data Register (UART1_D)	8	R/W	00h	<a href="#">57.3.8/1915</a>
4006_B008	UART Match Address Registers 1 (UART1_MA1)	8	R/W	00h	<a href="#">57.3.9/1917</a>
4006_B009	UART Match Address Registers 2 (UART1_MA2)	8	R/W	00h	<a href="#">57.3.10/1917</a>
4006_B00A	UART Control Register 4 (UART1_C4)	8	R/W	00h	<a href="#">57.3.11/1918</a>
4006_B00B	UART Control Register 5 (UART1_C5)	8	R/W	00h	<a href="#">57.3.12/1919</a>
4006_B00C	UART Extended Data Register (UART1_ED)	8	R	00h	<a href="#">57.3.13/1920</a>
4006_B00D	UART Modem Register (UART1_MODEM)	8	R/W	00h	<a href="#">57.3.14/1921</a>
4006_B00E	UART Infrared Register (UART1_IR)	8	R/W	00h	<a href="#">57.3.15/1922</a>
4006_B010	UART FIFO Parameters (UART1_PFIFO)	8	R/W	<a href="#">See section</a>	<a href="#">57.3.16/1923</a>
4006_B011	UART FIFO Control Register (UART1_CFIFO)	8	R/W	00h	<a href="#">57.3.17/1925</a>
4006_B012	UART FIFO Status Register (UART1_SFIFO)	8	R/W	C0h	<a href="#">57.3.18/1926</a>
4006_B013	UART FIFO Transmit Watermark (UART1_TWFIFO)	8	R/W	00h	<a href="#">57.3.19/1927</a>
4006_B014	UART FIFO Transmit Count (UART1_TCFIFO)	8	R	00h	<a href="#">57.3.20/1928</a>
4006_B015	UART FIFO Receive Watermark (UART1_RWFIFO)	8	R/W	01h	<a href="#">57.3.21/1928</a>
4006_B016	UART FIFO Receive Count (UART1_RCFIFO)	8	R	00h	<a href="#">57.3.22/1929</a>
4006_B018	UART 7816 Control Register (UART1_C7816)	8	R/W	00h	<a href="#">57.3.23/1930</a>
4006_B019	UART 7816 Interrupt Enable Register (UART1_IE7816)	8	R/W	00h	<a href="#">57.3.24/1932</a>
4006_B01A	UART 7816 Interrupt Status Register (UART1_IS7816)	8	R/W	00h	<a href="#">57.3.25/1933</a>
4006_B01B	UART 7816 Wait Parameter Register (UART1_WP7816T0)	8	R/W	0Ah	<a href="#">57.3.26/1935</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_B01B	UART 7816 Wait Parameter Register (UART1_WP7816T1)	8	R/W	0Ah	<a href="#">57.3.27/1936</a>
4006_B01C	UART 7816 Wait N Register (UART1_WN7816)	8	R/W	00h	<a href="#">57.3.28/1937</a>
4006_B01D	UART 7816 Wait FD Register (UART1_WF7816)	8	R/W	01h	<a href="#">57.3.29/1937</a>
4006_B01E	UART 7816 Error Threshold Register (UART1_ET7816)	8	R/W	00h	<a href="#">57.3.30/1938</a>
4006_B01F	UART 7816 Transmit Length Register (UART1_TL7816)	8	R/W	00h	<a href="#">57.3.31/1939</a>
4006_B021	UART CEA709.1-B Control Register 6 (UART1_C6)	8	R/W	00h	<a href="#">57.3.32/1939</a>
4006_B022	UART CEA709.1-B Packet Cycle Time Counter High (UART1_PCTH)	8	R/W	00h	<a href="#">57.3.33/1940</a>
4006_B023	UART CEA709.1-B Packet Cycle Time Counter Low (UART1_PCTL)	8	R/W	00h	<a href="#">57.3.34/1941</a>
4006_B024	UART CEA709.1-B Beta1 Timer (UART1_B1T)	8	R/W	00h	<a href="#">57.3.35/1942</a>
4006_B025	UART CEA709.1-B Secondary Delay Timer High (UART1_SDTH)	8	R/W	00h	<a href="#">57.3.36/1942</a>
4006_B026	UART CEA709.1-B Secondary Delay Timer Low (UART1_SDTL)	8	R/W	00h	<a href="#">57.3.37/1943</a>
4006_B027	UART CEA709.1-B Preamble (UART1_PRE)	8	R/W	00h	<a href="#">57.3.38/1943</a>
4006_B028	UART CEA709.1-B Transmit Packet Length (UART1_TPL)	8	R/W	00h	<a href="#">57.3.39/1944</a>
4006_B029	UART CEA709.1-B Interrupt Enable Register (UART1_IE)	8	R/W	00h	<a href="#">57.3.40/1944</a>
4006_B02A	UART CEA709.1-B WBASE (UART1_WB)	8	R/W	00h	<a href="#">57.3.41/1946</a>
4006_B02B	UART CEA709.1-B Status Register (UART1_S3)	8	R/W	00h	<a href="#">57.3.42/1946</a>
4006_B02C	UART CEA709.1-B Status Register (UART1_S4)	8	R/W	00h	<a href="#">57.3.43/1948</a>
4006_B02D	UART CEA709.1-B Received Packet Length (UART1_RPL)	8	R	00h	<a href="#">57.3.44/1949</a>
4006_B02E	UART CEA709.1-B Received Preamble Length (UART1_RPREL)	8	R	00h	<a href="#">57.3.45/1950</a>
4006_B02F	UART CEA709.1-B Collision Pulse Width (UART1_CPW)	8	R/W	00h	<a href="#">57.3.46/1950</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_B030	UART CEA709.1-B Receive Indeterminate Time (UART1_RIDT)	8	R/W	00h	<a href="#">57.3.47/1951</a>
4006_B031	UART CEA709.1-B Transmit Indeterminate Time (UART1_TIDT)	8	R/W	00h	<a href="#">57.3.48/1951</a>
4006_C000	UART Baud Rate Registers: High (UART2_BDH)	8	R/W	00h	<a href="#">57.3.1/1902</a>
4006_C001	UART Baud Rate Registers: Low (UART2_BDL)	8	R/W	04h	<a href="#">57.3.2/1904</a>
4006_C002	UART Control Register 1 (UART2_C1)	8	R/W	00h	<a href="#">57.3.3/1905</a>
4006_C003	UART Control Register 2 (UART2_C2)	8	R/W	00h	<a href="#">57.3.4/1907</a>
4006_C004	UART Status Register 1 (UART2_S1)	8	R	C0h	<a href="#">57.3.5/1909</a>
4006_C005	UART Status Register 2 (UART2_S2)	8	R/W	00h	<a href="#">57.3.6/1912</a>
4006_C006	UART Control Register 3 (UART2_C3)	8	R/W	00h	<a href="#">57.3.7/1914</a>
4006_C007	UART Data Register (UART2_D)	8	R/W	00h	<a href="#">57.3.8/1915</a>
4006_C008	UART Match Address Registers 1 (UART2_MA1)	8	R/W	00h	<a href="#">57.3.9/1917</a>
4006_C009	UART Match Address Registers 2 (UART2_MA2)	8	R/W	00h	<a href="#">57.3.10/1917</a>
4006_C00A	UART Control Register 4 (UART2_C4)	8	R/W	00h	<a href="#">57.3.11/1918</a>
4006_C00B	UART Control Register 5 (UART2_C5)	8	R/W	00h	<a href="#">57.3.12/1919</a>
4006_C00C	UART Extended Data Register (UART2_ED)	8	R	00h	<a href="#">57.3.13/1920</a>
4006_C00D	UART Modem Register (UART2_MODEM)	8	R/W	00h	<a href="#">57.3.14/1921</a>
4006_C00E	UART Infrared Register (UART2_IR)	8	R/W	00h	<a href="#">57.3.15/1922</a>
4006_C010	UART FIFO Parameters (UART2_PFIFO)	8	R/W	See section	<a href="#">57.3.16/1923</a>
4006_C011	UART FIFO Control Register (UART2_CFIFO)	8	R/W	00h	<a href="#">57.3.17/1925</a>
4006_C012	UART FIFO Status Register (UART2_SFIFO)	8	R/W	C0h	<a href="#">57.3.18/1926</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_C013	UART FIFO Transmit Watermark (UART2_TWFIFO)	8	R/W	00h	<a href="#">57.3.19/1927</a>
4006_C014	UART FIFO Transmit Count (UART2_TCFIFO)	8	R	00h	<a href="#">57.3.20/1928</a>
4006_C015	UART FIFO Receive Watermark (UART2_RWFIFO)	8	R/W	01h	<a href="#">57.3.21/1928</a>
4006_C016	UART FIFO Receive Count (UART2_RCFIFO)	8	R	00h	<a href="#">57.3.22/1929</a>
4006_C018	UART 7816 Control Register (UART2_C7816)	8	R/W	00h	<a href="#">57.3.23/1930</a>
4006_C019	UART 7816 Interrupt Enable Register (UART2_IE7816)	8	R/W	00h	<a href="#">57.3.24/1932</a>
4006_C01A	UART 7816 Interrupt Status Register (UART2_IS7816)	8	R/W	00h	<a href="#">57.3.25/1933</a>
4006_C01B	UART 7816 Wait Parameter Register (UART2_WP7816T0)	8	R/W	0Ah	<a href="#">57.3.26/1935</a>
4006_C01B	UART 7816 Wait Parameter Register (UART2_WP7816T1)	8	R/W	0Ah	<a href="#">57.3.27/1936</a>
4006_C01C	UART 7816 Wait N Register (UART2_WN7816)	8	R/W	00h	<a href="#">57.3.28/1937</a>
4006_C01D	UART 7816 Wait FD Register (UART2_WF7816)	8	R/W	01h	<a href="#">57.3.29/1937</a>
4006_C01E	UART 7816 Error Threshold Register (UART2_ET7816)	8	R/W	00h	<a href="#">57.3.30/1938</a>
4006_C01F	UART 7816 Transmit Length Register (UART2_TL7816)	8	R/W	00h	<a href="#">57.3.31/1939</a>
4006_C021	UART CEA709.1-B Control Register 6 (UART2_C6)	8	R/W	00h	<a href="#">57.3.32/1939</a>
4006_C022	UART CEA709.1-B Packet Cycle Time Counter High (UART2_PCTH)	8	R/W	00h	<a href="#">57.3.33/1940</a>
4006_C023	UART CEA709.1-B Packet Cycle Time Counter Low (UART2_PCTL)	8	R/W	00h	<a href="#">57.3.34/1941</a>
4006_C024	UART CEA709.1-B Beta1 Timer (UART2_B1T)	8	R/W	00h	<a href="#">57.3.35/1942</a>
4006_C025	UART CEA709.1-B Secondary Delay Timer High (UART2_SDTH)	8	R/W	00h	<a href="#">57.3.36/1942</a>
4006_C026	UART CEA709.1-B Secondary Delay Timer Low (UART2_SDTL)	8	R/W	00h	<a href="#">57.3.37/1943</a>
4006_C027	UART CEA709.1-B Preamble (UART2_PRE)	8	R/W	00h	<a href="#">57.3.38/1943</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_C028	UART CEA709.1-B Transmit Packet Length (UART2_TPL)	8	R/W	00h	<a href="#">57.3.39/1944</a>
4006_C029	UART CEA709.1-B Interrupt Enable Register (UART2_IE)	8	R/W	00h	<a href="#">57.3.40/1944</a>
4006_C02A	UART CEA709.1-B WBASE (UART2_WB)	8	R/W	00h	<a href="#">57.3.41/1946</a>
4006_C02B	UART CEA709.1-B Status Register (UART2_S3)	8	R/W	00h	<a href="#">57.3.42/1946</a>
4006_C02C	UART CEA709.1-B Status Register (UART2_S4)	8	R/W	00h	<a href="#">57.3.43/1948</a>
4006_C02D	UART CEA709.1-B Received Packet Length (UART2_RPL)	8	R	00h	<a href="#">57.3.44/1949</a>
4006_C02E	UART CEA709.1-B Received Preamble Length (UART2_RPREL)	8	R	00h	<a href="#">57.3.45/1950</a>
4006_C02F	UART CEA709.1-B Collision Pulse Width (UART2_CPW)	8	R/W	00h	<a href="#">57.3.46/1950</a>
4006_C030	UART CEA709.1-B Receive Indeterminate Time (UART2_RIDT)	8	R/W	00h	<a href="#">57.3.47/1951</a>
4006_C031	UART CEA709.1-B Transmit Indeterminate Time (UART2_TIDT)	8	R/W	00h	<a href="#">57.3.48/1951</a>
4006_D000	UART Baud Rate Registers: High (UART3_BDH)	8	R/W	00h	<a href="#">57.3.1/1902</a>
4006_D001	UART Baud Rate Registers: Low (UART3_BDL)	8	R/W	04h	<a href="#">57.3.2/1904</a>
4006_D002	UART Control Register 1 (UART3_C1)	8	R/W	00h	<a href="#">57.3.3/1905</a>
4006_D003	UART Control Register 2 (UART3_C2)	8	R/W	00h	<a href="#">57.3.4/1907</a>
4006_D004	UART Status Register 1 (UART3_S1)	8	R	C0h	<a href="#">57.3.5/1909</a>
4006_D005	UART Status Register 2 (UART3_S2)	8	R/W	00h	<a href="#">57.3.6/1912</a>
4006_D006	UART Control Register 3 (UART3_C3)	8	R/W	00h	<a href="#">57.3.7/1914</a>
4006_D007	UART Data Register (UART3_D)	8	R/W	00h	<a href="#">57.3.8/1915</a>
4006_D008	UART Match Address Registers 1 (UART3_MA1)	8	R/W	00h	<a href="#">57.3.9/1917</a>
4006_D009	UART Match Address Registers 2 (UART3_MA2)	8	R/W	00h	<a href="#">57.3.10/1917</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_D00A	UART Control Register 4 (UART3_C4)	8	R/W	00h	<a href="#">57.3.11/1918</a>
4006_D00B	UART Control Register 5 (UART3_C5)	8	R/W	00h	<a href="#">57.3.12/1919</a>
4006_D00C	UART Extended Data Register (UART3_ED)	8	R	00h	<a href="#">57.3.13/1920</a>
4006_D00D	UART Modem Register (UART3_MODEM)	8	R/W	00h	<a href="#">57.3.14/1921</a>
4006_D00E	UART Infrared Register (UART3_IR)	8	R/W	00h	<a href="#">57.3.15/1922</a>
4006_D010	UART FIFO Parameters (UART3_PFIFO)	8	R/W	<a href="#">See section</a>	<a href="#">57.3.16/1923</a>
4006_D011	UART FIFO Control Register (UART3_CFIFO)	8	R/W	00h	<a href="#">57.3.17/1925</a>
4006_D012	UART FIFO Status Register (UART3_SFIFO)	8	R/W	C0h	<a href="#">57.3.18/1926</a>
4006_D013	UART FIFO Transmit Watermark (UART3_TWFIFO)	8	R/W	00h	<a href="#">57.3.19/1927</a>
4006_D014	UART FIFO Transmit Count (UART3_TCFIFO)	8	R	00h	<a href="#">57.3.20/1928</a>
4006_D015	UART FIFO Receive Watermark (UART3_RWFIFO)	8	R/W	01h	<a href="#">57.3.21/1928</a>
4006_D016	UART FIFO Receive Count (UART3_RCFIFO)	8	R	00h	<a href="#">57.3.22/1929</a>
4006_D018	UART 7816 Control Register (UART3_C7816)	8	R/W	00h	<a href="#">57.3.23/1930</a>
4006_D019	UART 7816 Interrupt Enable Register (UART3_IE7816)	8	R/W	00h	<a href="#">57.3.24/1932</a>
4006_D01A	UART 7816 Interrupt Status Register (UART3_IS7816)	8	R/W	00h	<a href="#">57.3.25/1933</a>
4006_D01B	UART 7816 Wait Parameter Register (UART3_WP7816T0)	8	R/W	0Ah	<a href="#">57.3.26/1935</a>
4006_D01B	UART 7816 Wait Parameter Register (UART3_WP7816T1)	8	R/W	0Ah	<a href="#">57.3.27/1936</a>
4006_D01C	UART 7816 Wait N Register (UART3_WN7816)	8	R/W	00h	<a href="#">57.3.28/1937</a>
4006_D01D	UART 7816 Wait FD Register (UART3_WF7816)	8	R/W	01h	<a href="#">57.3.29/1937</a>
4006_D01E	UART 7816 Error Threshold Register (UART3_ET7816)	8	R/W	00h	<a href="#">57.3.30/1938</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4006_D01F	UART 7816 Transmit Length Register (UART3_TL7816)	8	R/W	00h	<a href="#">57.3.31/1939</a>
4006_D021	UART CEA709.1-B Control Register 6 (UART3_C6)	8	R/W	00h	<a href="#">57.3.32/1939</a>
4006_D022	UART CEA709.1-B Packet Cycle Time Counter High (UART3_PCTH)	8	R/W	00h	<a href="#">57.3.33/1940</a>
4006_D023	UART CEA709.1-B Packet Cycle Time Counter Low (UART3_PCTL)	8	R/W	00h	<a href="#">57.3.34/1941</a>
4006_D024	UART CEA709.1-B Beta1 Timer (UART3_B1T)	8	R/W	00h	<a href="#">57.3.35/1942</a>
4006_D025	UART CEA709.1-B Secondary Delay Timer High (UART3_SDTH)	8	R/W	00h	<a href="#">57.3.36/1942</a>
4006_D026	UART CEA709.1-B Secondary Delay Timer Low (UART3_SDTL)	8	R/W	00h	<a href="#">57.3.37/1943</a>
4006_D027	UART CEA709.1-B Preamble (UART3_PRE)	8	R/W	00h	<a href="#">57.3.38/1943</a>
4006_D028	UART CEA709.1-B Transmit Packet Length (UART3_TPL)	8	R/W	00h	<a href="#">57.3.39/1944</a>
4006_D029	UART CEA709.1-B Interrupt Enable Register (UART3_IE)	8	R/W	00h	<a href="#">57.3.40/1944</a>
4006_D02A	UART CEA709.1-B WBASE (UART3_WB)	8	R/W	00h	<a href="#">57.3.41/1946</a>
4006_D02B	UART CEA709.1-B Status Register (UART3_S3)	8	R/W	00h	<a href="#">57.3.42/1946</a>
4006_D02C	UART CEA709.1-B Status Register (UART3_S4)	8	R/W	00h	<a href="#">57.3.43/1948</a>
4006_D02D	UART CEA709.1-B Received Packet Length (UART3_RPL)	8	R	00h	<a href="#">57.3.44/1949</a>
4006_D02E	UART CEA709.1-B Received Preamble Length (UART3_RPREL)	8	R	00h	<a href="#">57.3.45/1950</a>
4006_D02F	UART CEA709.1-B Collision Pulse Width (UART3_CPW)	8	R/W	00h	<a href="#">57.3.46/1950</a>
4006_D030	UART CEA709.1-B Receive Indeterminate Time (UART3_RIDT)	8	R/W	00h	<a href="#">57.3.47/1951</a>
4006_D031	UART CEA709.1-B Transmit Indeterminate Time (UART3_TIDT)	8	R/W	00h	<a href="#">57.3.48/1951</a>
400E_A000	UART Baud Rate Registers: High (UART4_BDH)	8	R/W	00h	<a href="#">57.3.1/1902</a>
400E_A001	UART Baud Rate Registers: Low (UART4_BDL)	8	R/W	04h	<a href="#">57.3.2/1904</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400E_A002	UART Control Register 1 (UART4_C1)	8	R/W	00h	<a href="#">57.3.3/1905</a>
400E_A003	UART Control Register 2 (UART4_C2)	8	R/W	00h	<a href="#">57.3.4/1907</a>
400E_A004	UART Status Register 1 (UART4_S1)	8	R	C0h	<a href="#">57.3.5/1909</a>
400E_A005	UART Status Register 2 (UART4_S2)	8	R/W	00h	<a href="#">57.3.6/1912</a>
400E_A006	UART Control Register 3 (UART4_C3)	8	R/W	00h	<a href="#">57.3.7/1914</a>
400E_A007	UART Data Register (UART4_D)	8	R/W	00h	<a href="#">57.3.8/1915</a>
400E_A008	UART Match Address Registers 1 (UART4_MA1)	8	R/W	00h	<a href="#">57.3.9/1917</a>
400E_A009	UART Match Address Registers 2 (UART4_MA2)	8	R/W	00h	<a href="#">57.3.10/1917</a>
400E_A00A	UART Control Register 4 (UART4_C4)	8	R/W	00h	<a href="#">57.3.11/1918</a>
400E_A00B	UART Control Register 5 (UART4_C5)	8	R/W	00h	<a href="#">57.3.12/1919</a>
400E_A00C	UART Extended Data Register (UART4_ED)	8	R	00h	<a href="#">57.3.13/1920</a>
400E_A00D	UART Modem Register (UART4_MODEM)	8	R/W	00h	<a href="#">57.3.14/1921</a>
400E_A00E	UART Infrared Register (UART4_IR)	8	R/W	00h	<a href="#">57.3.15/1922</a>
400E_A010	UART FIFO Parameters (UART4_PFIFO)	8	R/W	<a href="#">See section</a>	<a href="#">57.3.16/1923</a>
400E_A011	UART FIFO Control Register (UART4_CFIFO)	8	R/W	00h	<a href="#">57.3.17/1925</a>
400E_A012	UART FIFO Status Register (UART4_SFIFO)	8	R/W	C0h	<a href="#">57.3.18/1926</a>
400E_A013	UART FIFO Transmit Watermark (UART4_TWFIFO)	8	R/W	00h	<a href="#">57.3.19/1927</a>
400E_A014	UART FIFO Transmit Count (UART4_TCFIFO)	8	R	00h	<a href="#">57.3.20/1928</a>
400E_A015	UART FIFO Receive Watermark (UART4_RWFIFO)	8	R/W	01h	<a href="#">57.3.21/1928</a>
400E_A016	UART FIFO Receive Count (UART4_RCFIFO)	8	R	00h	<a href="#">57.3.22/1929</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400E_A018	UART 7816 Control Register (UART4_C7816)	8	R/W	00h	<a href="#">57.3.23/1930</a>
400E_A019	UART 7816 Interrupt Enable Register (UART4_IE7816)	8	R/W	00h	<a href="#">57.3.24/1932</a>
400E_A01A	UART 7816 Interrupt Status Register (UART4_IS7816)	8	R/W	00h	<a href="#">57.3.25/1933</a>
400E_A01B	UART 7816 Wait Parameter Register (UART4_WP7816T0)	8	R/W	0Ah	<a href="#">57.3.26/1935</a>
400E_A01B	UART 7816 Wait Parameter Register (UART4_WP7816T1)	8	R/W	0Ah	<a href="#">57.3.27/1936</a>
400E_A01C	UART 7816 Wait N Register (UART4_WN7816)	8	R/W	00h	<a href="#">57.3.28/1937</a>
400E_A01D	UART 7816 Wait FD Register (UART4_WF7816)	8	R/W	01h	<a href="#">57.3.29/1937</a>
400E_A01E	UART 7816 Error Threshold Register (UART4_ET7816)	8	R/W	00h	<a href="#">57.3.30/1938</a>
400E_A01F	UART 7816 Transmit Length Register (UART4_TL7816)	8	R/W	00h	<a href="#">57.3.31/1939</a>
400E_A021	UART CEA709.1-B Control Register 6 (UART4_C6)	8	R/W	00h	<a href="#">57.3.32/1939</a>
400E_A022	UART CEA709.1-B Packet Cycle Time Counter High (UART4_PCTH)	8	R/W	00h	<a href="#">57.3.33/1940</a>
400E_A023	UART CEA709.1-B Packet Cycle Time Counter Low (UART4_PCTL)	8	R/W	00h	<a href="#">57.3.34/1941</a>
400E_A024	UART CEA709.1-B Beta1 Timer (UART4_B1T)	8	R/W	00h	<a href="#">57.3.35/1942</a>
400E_A025	UART CEA709.1-B Secondary Delay Timer High (UART4_SDTH)	8	R/W	00h	<a href="#">57.3.36/1942</a>
400E_A026	UART CEA709.1-B Secondary Delay Timer Low (UART4_SDTL)	8	R/W	00h	<a href="#">57.3.37/1943</a>
400E_A027	UART CEA709.1-B Preamble (UART4_PRE)	8	R/W	00h	<a href="#">57.3.38/1943</a>
400E_A028	UART CEA709.1-B Transmit Packet Length (UART4_TPL)	8	R/W	00h	<a href="#">57.3.39/1944</a>
400E_A029	UART CEA709.1-B Interrupt Enable Register (UART4_IE)	8	R/W	00h	<a href="#">57.3.40/1944</a>
400E_A02A	UART CEA709.1-B WBASE (UART4_WB)	8	R/W	00h	<a href="#">57.3.41/1946</a>
400E_A02B	UART CEA709.1-B Status Register (UART4_S3)	8	R/W	00h	<a href="#">57.3.42/1946</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400E_A02C	UART CEA709.1-B Status Register (UART4_S4)	8	R/W	00h	57.3.43/ 1948
400E_A02D	UART CEA709.1-B Received Packet Length (UART4_RPL)	8	R	00h	57.3.44/ 1949
400E_A02E	UART CEA709.1-B Received Preamble Length (UART4_RPREL)	8	R	00h	57.3.45/ 1950
400E_A02F	UART CEA709.1-B Collision Pulse Width (UART4_CPW)	8	R/W	00h	57.3.46/ 1950
400E_A030	UART CEA709.1-B Receive Indeterminate Time (UART4_RIDT)	8	R/W	00h	57.3.47/ 1951
400E_A031	UART CEA709.1-B Transmit Indeterminate Time (UART4_TIDT)	8	R/W	00h	57.3.48/ 1951
400E_B000	UART Baud Rate Registers: High (UART5_BDH)	8	R/W	00h	57.3.1/ 1902
400E_B001	UART Baud Rate Registers: Low (UART5_BDL)	8	R/W	04h	57.3.2/ 1904
400E_B002	UART Control Register 1 (UART5_C1)	8	R/W	00h	57.3.3/ 1905
400E_B003	UART Control Register 2 (UART5_C2)	8	R/W	00h	57.3.4/ 1907
400E_B004	UART Status Register 1 (UART5_S1)	8	R	C0h	57.3.5/ 1909
400E_B005	UART Status Register 2 (UART5_S2)	8	R/W	00h	57.3.6/ 1912
400E_B006	UART Control Register 3 (UART5_C3)	8	R/W	00h	57.3.7/ 1914
400E_B007	UART Data Register (UART5_D)	8	R/W	00h	57.3.8/ 1915
400E_B008	UART Match Address Registers 1 (UART5_MA1)	8	R/W	00h	57.3.9/ 1917
400E_B009	UART Match Address Registers 2 (UART5_MA2)	8	R/W	00h	57.3.10/ 1917
400E_B00A	UART Control Register 4 (UART5_C4)	8	R/W	00h	57.3.11/ 1918
400E_B00B	UART Control Register 5 (UART5_C5)	8	R/W	00h	57.3.12/ 1919
400E_B00C	UART Extended Data Register (UART5_ED)	8	R	00h	57.3.13/ 1920
400E_B00D	UART Modem Register (UART5_MODEM)	8	R/W	00h	57.3.14/ 1921

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400E_B00E	UART Infrared Register (UART5_IR)	8	R/W	00h	<a href="#">57.3.15/1922</a>
400E_B010	UART FIFO Parameters (UART5_PFIFO)	8	R/W	<a href="#">See section</a>	<a href="#">57.3.16/1923</a>
400E_B011	UART FIFO Control Register (UART5_CFIFO)	8	R/W	00h	<a href="#">57.3.17/1925</a>
400E_B012	UART FIFO Status Register (UART5_SFIFO)	8	R/W	C0h	<a href="#">57.3.18/1926</a>
400E_B013	UART FIFO Transmit Watermark (UART5_TWFIFO)	8	R/W	00h	<a href="#">57.3.19/1927</a>
400E_B014	UART FIFO Transmit Count (UART5_TCFIFO)	8	R	00h	<a href="#">57.3.20/1928</a>
400E_B015	UART FIFO Receive Watermark (UART5_RWFIFO)	8	R/W	01h	<a href="#">57.3.21/1928</a>
400E_B016	UART FIFO Receive Count (UART5_RCFIFO)	8	R	00h	<a href="#">57.3.22/1929</a>
400E_B018	UART 7816 Control Register (UART5_C7816)	8	R/W	00h	<a href="#">57.3.23/1930</a>
400E_B019	UART 7816 Interrupt Enable Register (UART5_IE7816)	8	R/W	00h	<a href="#">57.3.24/1932</a>
400E_B01A	UART 7816 Interrupt Status Register (UART5_IS7816)	8	R/W	00h	<a href="#">57.3.25/1933</a>
400E_B01B	UART 7816 Wait Parameter Register (UART5_WP7816T0)	8	R/W	0Ah	<a href="#">57.3.26/1935</a>
400E_B01B	UART 7816 Wait Parameter Register (UART5_WP7816T1)	8	R/W	0Ah	<a href="#">57.3.27/1936</a>
400E_B01C	UART 7816 Wait N Register (UART5_WN7816)	8	R/W	00h	<a href="#">57.3.28/1937</a>
400E_B01D	UART 7816 Wait FD Register (UART5_WF7816)	8	R/W	01h	<a href="#">57.3.29/1937</a>
400E_B01E	UART 7816 Error Threshold Register (UART5_ET7816)	8	R/W	00h	<a href="#">57.3.30/1938</a>
400E_B01F	UART 7816 Transmit Length Register (UART5_TL7816)	8	R/W	00h	<a href="#">57.3.31/1939</a>
400E_B021	UART CEA709.1-B Control Register 6 (UART5_C6)	8	R/W	00h	<a href="#">57.3.32/1939</a>
400E_B022	UART CEA709.1-B Packet Cycle Time Counter High (UART5_PCTH)	8	R/W	00h	<a href="#">57.3.33/1940</a>
400E_B023	UART CEA709.1-B Packet Cycle Time Counter Low (UART5_PCTL)	8	R/W	00h	<a href="#">57.3.34/1941</a>

Table continues on the next page...

## UART memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400E_B024	UART CEA709.1-B Beta1 Timer (UART5_B1T)	8	R/W	00h	<a href="#">57.3.35/1942</a>
400E_B025	UART CEA709.1-B Secondary Delay Timer High (UART5_SDTH)	8	R/W	00h	<a href="#">57.3.36/1942</a>
400E_B026	UART CEA709.1-B Secondary Delay Timer Low (UART5_SDTL)	8	R/W	00h	<a href="#">57.3.37/1943</a>
400E_B027	UART CEA709.1-B Preamble (UART5_PRE)	8	R/W	00h	<a href="#">57.3.38/1943</a>
400E_B028	UART CEA709.1-B Transmit Packet Length (UART5_TPL)	8	R/W	00h	<a href="#">57.3.39/1944</a>
400E_B029	UART CEA709.1-B Interrupt Enable Register (UART5_IE)	8	R/W	00h	<a href="#">57.3.40/1944</a>
400E_B02A	UART CEA709.1-B WBASE (UART5_WB)	8	R/W	00h	<a href="#">57.3.41/1946</a>
400E_B02B	UART CEA709.1-B Status Register (UART5_S3)	8	R/W	00h	<a href="#">57.3.42/1946</a>
400E_B02C	UART CEA709.1-B Status Register (UART5_S4)	8	R/W	00h	<a href="#">57.3.43/1948</a>
400E_B02D	UART CEA709.1-B Received Packet Length (UART5_RPL)	8	R	00h	<a href="#">57.3.44/1949</a>
400E_B02E	UART CEA709.1-B Received Preamble Length (UART5_RPREL)	8	R	00h	<a href="#">57.3.45/1950</a>
400E_B02F	UART CEA709.1-B Collision Pulse Width (UART5_CPW)	8	R/W	00h	<a href="#">57.3.46/1950</a>
400E_B030	UART CEA709.1-B Receive Indeterminate Time (UART5_RIDT)	8	R/W	00h	<a href="#">57.3.47/1951</a>
400E_B031	UART CEA709.1-B Transmit Indeterminate Time (UART5_TIDT)	8	R/W	00h	<a href="#">57.3.48/1951</a>

### 57.3.1 UART Baud Rate Registers: High (UARTx\_BDH)

This register, along with the BDL register, controls the prescale divisor for UART baud rate generation. To update the 13-bit baud rate setting (SBR[12:0]), first write to BDH to buffer the high half of the new value and then write to BDL. The working value in BDH does not change until BDL is written.

BDL is reset to a non-zero value, but after reset, the baud rate generator remains disabled until the first time the receiver or transmitter is enabled, that is, when C2[RE] or C2[TE] are set.

Addresses: UART0\_BDH is 4006\_A000h base + 0h offset = 4006\_A000h  
 UART1\_BDH is 4006\_B000h base + 0h offset = 4006\_B000h  
 UART2\_BDH is 4006\_C000h base + 0h offset = 4006\_C000h  
 UART3\_BDH is 4006\_D000h base + 0h offset = 4006\_D000h  
 UART4\_BDH is 400E\_A000h base + 0h offset = 400E\_A000h  
 UART5\_BDH is 400E\_B000h base + 0h offset = 400E\_B000h

Bit	7	6	5	4	3	2	1	0
Read	LBKDIE	RXEDGIE	0	SBR				
Write								
Reset	0	0	0	0	0	0	0	0


**UARTx\_BDH field descriptions**

Field	Description
7 LBKDIE	<p>LIN Break Detect Interrupt Enable</p> <p>LBKDIE enables the LIN break detect flag, LBKDIF, to generate interrupt requests based on the state of LBKDDMAS.</p> <p>0 LBKDIF interrupt requests disabled.                      1 LBKDIF interrupt requests enabled.</p>
6 RXEDGIE	<p>RxD Input Active Edge Interrupt Enable</p> <p>RXEDGIE enables the Receive input active edge, RXEDGIF, to generate interrupt requests.</p> <p>0 Hardware interrupts from RXEDGIF disabled (use polling).                      1 RXEDGIF interrupt request enabled.</p>
5 Reserved	<p>This read-only field is reserved and always has the value zero.</p>
4-0 SBR	<p>UART Baud Rate Bits</p> <p>The baud rate for the UART is determined by these 13 bits. See <a href="#">Baud rate generation</a> for details.</p> <p><b>NOTE:</b> The baud rate generator is disabled until the C2[TE] bit or the C2[RE] bit is set for the first time after reset. The baud rate generator is disabled when SBR = 0.</p> <p><b>NOTE:</b> Writing to BDH has no effect without writing to BDL, since writing to BDH puts the data in a temporary location until BDL is written.</p>

### 57.3.2 UART Baud Rate Registers: Low (UARTx\_BDL)

This register, along with the BDH register, controls the prescale divisor for UART baud rate generation. To update the 13-bit baud rate setting (SBR[12:0]), first write to BDH to buffer the high half of the new value and then write to BDL. The working value in BDH does not change until BDL is written. BDL is reset to a non-zero value, but after reset the baud rate generator remains disabled until the first time the receiver or transmitter is enabled (C2[RE] or C2[TE] bits are set)

Addresses: UART0\_BDL is 4006\_A000h base + 1h offset = 4006\_A001h  
 UART1\_BDL is 4006\_B000h base + 1h offset = 4006\_B001h  
 UART2\_BDL is 4006\_C000h base + 1h offset = 4006\_C001h  
 UART3\_BDL is 4006\_D000h base + 1h offset = 4006\_D001h  
 UART4\_BDL is 400E\_A000h base + 1h offset = 400E\_A001h  
 UART5\_BDL is 400E\_B000h base + 1h offset = 400E\_B001h



#### UARTx\_BDL field descriptions

Field	Description
7-0 SBR	<p>UART Baud Rate Bits</p> <p>The baud rate for the UART is determined by these 13 bits. See <a href="#">Baud rate generation</a> for details</p> <p><b>NOTE:</b> The baud rate generator is disabled until the C2[TE] bit or the C2[RE] bit is set for the first time after reset. The baud rate generator is disabled when SBR = 0.</p> <p><b>NOTE:</b> Writing to BDH has no effect without writing to BDL, since writing to BDH puts the data in a temporary location until BDL is written.</p> <p><b>NOTE:</b> When the 1/32 narrow pulse width is selected for infrared (IrDA), the baud rate bits must be even, the least significant bit is 0. Refer to MODEM register.</p>

### 57.3.3 UART Control Register 1 (UARTx\_C1)

This read/write register controls various optional features of the UART system.

Addresses: UART0\_C1 is 4006\_A000h base + 2h offset = 4006\_A002h

UART1\_C1 is 4006\_B000h base + 2h offset = 4006\_B002h

UART2\_C1 is 4006\_C000h base + 2h offset = 4006\_C002h

UART3\_C1 is 4006\_D000h base + 2h offset = 4006\_D002h

UART4\_C1 is 400E\_A000h base + 2h offset = 400E\_A002h

UART5\_C1 is 400E\_B000h base + 2h offset = 400E\_B002h

Bit	7	6	5	4	3	2	1	0
Read								
Write	LOOPS	UARTSWAI	RSRC	M	WAKE	ILT	PE	PT
Reset	0	0	0	0	0	0	0	0

#### UARTx\_C1 field descriptions

Field	Description
7 LOOPS	<p>Loop Mode Select</p> <p>When LOOPS is set, the RxD pin is disconnected from the UART and the transmitter output is internally connected to the receiver input. The transmitter and the receiver must be enabled to use the loop function.</p> <p>0 Normal operation. 1 Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by the RSRC bit.</p>
6 UARTSWAI	<p>UART Stops in Wait Mode</p> <p>0 UART clock continues to run in wait mode. 1 UART clock freezes while CPU is in wait mode.</p>
5 RSRC	<p>Receiver Source Select</p> <p>This bit has no meaning or effect unless the LOOPS bit is set. When LOOPS is set, the RSRC bit determines the source for the receiver shift register input.</p> <p>0 Selects internal loop back mode and receiver input is internally connected to transmitter output. 1 Single-wire UART mode where the receiver input is connected to the transmit pin input signal.</p>
4 M	<p>9-bit or 8-bit Mode Select</p> <p>This bit must be set when 7816E is set/enabled.</p> <p>0 Normal - start + 8 data bits (MSB/LSB first as determined by MSBF) + stop. 1 Use - start + 9 data bits (MSB/LSB first as determined by MSBF) + stop.</p>
3 WAKE	<p>Receiver Wakeup Method Select</p> <p>WAKE determines which condition wakes the UART: address mark in the most significant bit position of a received data character or an idle condition on the receive pin input signal.</p>

Table continues on the next page...

## UARTx\_C1 field descriptions (continued)

Field	Description
	0 Idle-line wakeup. 1 Address-mark wakeup.
2 ILT	<p>Idle Line Type Select</p> <p>ILT determines when the receiver starts counting logic 1s as idle character bits. The counting begins either after a valid start bit or after the stop bit. If the count begins after the start bit, then a string of logic 1s preceding the stop bit can cause false recognition of an idle character. Beginning the count after the stop bit avoids false idle character recognition, but requires properly synchronized transmissions.</p> <p><b>NOTE:</b> In the case where UART is programmed with ILT = 1, a logic of 1'b0 is automatically shifted after a received stop bit thus resetting the idle count.</p> <p><b>NOTE:</b> In the case where UART is programmed for IDLE line wakeup (RWU = 1 and WAKE = 0), ILT has no effect on when the receiver starts counting logic 1s as idle character bits. In idle line wakeup an idle character is recognized at anytime the receiver sees 10, 11, or 12 1s depending on the M, PE, and C4[M10] bits.</p> 0 Idle character bit count starts after start bit. 1 Idle character bit count starts after stop bit.
1 PE	<p>Parity Enable</p> <p>Enables the parity function. When parity is enabled, parity function inserts a parity bit in the bit position immediately preceding the stop bit. This bit must be set when 7816E is set/enabled.</p> 0 Parity function disabled. 1 Parity function enabled.
0 PT	<p>Parity Type</p> <p>PT determines whether the UART generates and checks for even parity or odd parity. With even parity, an even number of 1s clears the parity bit and an odd number of 1s sets the parity bit. With odd parity, an odd number of 1s clears the parity bit and an even number of 1s sets the parity bit. This bit must be cleared when 7816E is set/enabled.</p> 0 Even parity. 1 Odd parity.

### 57.3.4 UART Control Register 2 (UARTx\_C2)

This register can be read or written at any time.

Addresses: UART0\_C2 is 4006\_A000h base + 3h offset = 4006\_A003h

UART1\_C2 is 4006\_B000h base + 3h offset = 4006\_B003h

UART2\_C2 is 4006\_C000h base + 3h offset = 4006\_C003h

UART3\_C2 is 4006\_D000h base + 3h offset = 4006\_D003h

UART4\_C2 is 400E\_A000h base + 3h offset = 400E\_A003h

UART5\_C2 is 400E\_B000h base + 3h offset = 400E\_B003h

Bit	7	6	5	4	3	2	1	0
Read								
Write	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
Reset	0	0	0	0	0	0	0	0

#### UARTx\_C2 field descriptions

Field	Description
7 TIE	<p>Transmitter Interrupt or DMA Transfer Enable.</p> <p>TIE enables the S1[TDRE] flag, to generate interrupt requests or DMA transfer requests, based on the state of C5[TDMAS].</p> <p><b>NOTE:</b> If C2[TIE] and C5[TDMAS] are both set, then TCIE must be cleared, and D[D] must not be written outside of servicing of a DMA request.</p> <p>0 TDRE interrupt and DMA transfer requests disabled. 1 TDRE interrupt or DMA transfer requests enabled.</p>
6 TCIE	<p>Transmission Complete Interrupt Enable</p> <p>TCIE enables the transmission complete flag, S1[TC], to generate interrupt requests.</p> <p>0 TC interrupt requests disabled. 1 TC interrupt requests enabled.</p>
5 RIE	<p>Receiver Full Interrupt or DMA Transfer Enable</p> <p>RIE enables the S1[RDRF] flag, to generate interrupt requests or DMA transfer requests, based on the state of C5[RDMAS].</p> <p>0 RDRF interrupt and DMA transfer requests disabled. 1 RDRF interrupt or DMA transfer requests enabled</p>
4 ILIE	<p>Idle Line Interrupt Enable</p> <p>ILIE enables the idle line flag, S1[IDLE], to generate interrupt requests, based on the state of C5[ILDMAS].</p> <p>0 IDLE interrupt requests disabled. 1 IDLE interrupt requests enabled.</p>

Table continues on the next page...

## UARTx\_C2 field descriptions (continued)

Field	Description
3 TE	<p>Transmitter Enable</p> <p>TE enables the UART transmitter. The TE bit can be used to queue an idle preamble by clearing and then setting the TE bit. When 7816E is set/enabled and C7816[TTYTYPE] = 1, this bit is automatically cleared after the requested block has been transmitted. This condition is detected when TL7816[TLEN] = 0 and four additional characters have been transmitted.</p> <p>0 Transmitter off. 1 Transmitter on.</p>
2 RE	<p>Receiver Enable</p> <p>RE enables the UART receiver.</p> <p>0 Receiver off. 1 Receiver on.</p>
1 RWU	<p>Receiver Wakeup Control</p> <p>This bit can be set to place the UART receiver in a standby state. RWU automatically clears when an RWU event occurs (an IDLE event when C1[WAKE] is clear or an address match when C1[WAKE] is set). This bit must be cleared when 7816E is set.</p> <p><b>NOTE:</b> RWU should only be set with C1[WAKE] = 0 (wakeup on idle) if the channel is currently not idle. This can be determined by the S2[RAF] flag. If set to wake up an IDLE event and the channel is already idle, it is possible that the UART will discard data since data must be received (or a LIN break detect) after an IDLE is detected before IDLE is allowed to reasserted.</p> <p>0 Normal operation. 1 RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU.</p>
0 SBK	<p>Send Break</p> <p>Toggling SBK sends one break character (10, 11, or 12 logic 0s, if S2[BRK13] is cleared; 13 or 14 logic 0s, if S2[BRK13] is set). See <a href="#">Transmitting break characters</a> for the number of logic 0s for the different configurations. Toggling implies clearing the SBK bit before the break character has finished transmitting. As long as SBK is set, the transmitter continues to send complete break characters (10, 11, or 12 bits, or 13 or 14 bits). This bit must be cleared when 7816E is set.</p> <p>0 Normal transmitter operation. 1 Queue break character(s) to be sent.</p>

### 57.3.5 UART Status Register 1 (UARTx\_S1)

The S1 register provides inputs to the MCU for generation of UART interrupts or DMA requests. This register can also be polled by the MCU to check the status of these bits. To clear a flag, the status register should be read followed by a read or write (depending on interrupt flag type) to the UART Data Register. Other instructions can be executed between the two steps as long as it does not compromise the handling of I/O, but the order of operations is important for flag clearing. When a flag is configured to trigger a DMA request, assertion of the associated DMA done signal from the DMA controller, clears the flag.

#### NOTE

If the condition that results in the assertion of the flag, interrupt or DMA request is not resolved prior to clearing the flag, the flag (and interrupt/DMA request) will reassert. For example, if the DMA or interrupt service routine failed to write sufficient data to the transmit buffer to raise it above the watermark level, the flag will reassert and generate another interrupt or DMA request.

#### NOTE

Reading an empty data register to clear one of these flags causes the FIFO pointers to get out of alignment. A receive FIFO flush reinitializes the pointers.

Addresses: UART0\_S1 is 4006\_A000h base + 4h offset = 4006\_A004h  
 UART1\_S1 is 4006\_B000h base + 4h offset = 4006\_B004h  
 UART2\_S1 is 4006\_C000h base + 4h offset = 4006\_C004h  
 UART3\_S1 is 4006\_D000h base + 4h offset = 4006\_D004h  
 UART4\_S1 is 400E\_A000h base + 4h offset = 400E\_A004h  
 UART5\_S1 is 400E\_B000h base + 4h offset = 400E\_B004h

Bit	7	6	5	4	3	2	1	0
Read	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF
Write								
Reset	1	1	0	0	0	0	0	0

#### UARTx\_S1 field descriptions

Field	Description
7 TDRE	Transmit Data Register Empty Flag  TDRE will set when the number of datawords in the transmit buffer (D and C3[T8]) is equal to or less than the number indicated by TWFIFO[TXWATER]. A character that is in the process of being transmitted is not included in the count. To clear TDRE, read S1 when TDRE is set and then write to the UART data

*Table continues on the next page...*

## UARTx\_S1 field descriptions (continued)

Field	Description
	<p>register (D). For more efficient interrupt servicing all data except the final value to be written to the buffer should be written to D/C3[T8]. Then S1 can be read before writing the final data value, resulting in the clearing of the TRDE flag. This is more efficient since the TDRE will reassert until the watermark has been exceeded so attempting to clear the TDRE every write will be ineffective until sufficient data has been written.</p> <p>0 The amount of data in the transmit buffer is greater than the value indicated by TWFIPO[TXWATER].  1 The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIPO[TXWATER] at some point in time since the flag has been cleared.</p>
6 TC	<p>Transmit Complete Flag</p> <p>TC is cleared when there is a transmission in progress or when a preamble or break character is loaded. TC is set when the transmit buffer is empty and no data, preamble, or break character is being transmitted. When TC is set, the transmit data output signal becomes idle (logic 1). When 7816E is set/enabled this bit is set after any NACK signal has been received but prior to any corresponding guard times expiring. When EN709 is set/enabled this flag is not set on transmit packet completion. TC is cleared by reading S1 with TC set and then doing one of the following:</p> <ul style="list-style-type: none"> <li>• Writing to the UART data register (D) to transmit new data</li> <li>• Queuing a preamble by clearing and then setting the C2[TE] bit.</li> <li>• Queuing a break character by writing 1 to SBK in C2</li> </ul> <p>0 Transmitter active (sending data, a preamble, or a break).  1 Transmitter idle (transmission activity complete).</p>
5 RDRF	<p>Receive Data Register Full Flag</p> <p>RDRF is set when the number of datawords in the receive buffer is equal to or more than the number indicated by RWFIFO[RXWATER]. A dataword that is in the process of being received is not included in the count. RDRF is prevented from setting while S2[LBKDE] is set. Additionally, when S2[LBKDE] is set, datawords that are received will be stored in the receive buffer but will over-write each other. To clear RDRF, read S1 when RDRF is set and then read the UART data register (D). For more efficient interrupt and DMA operation all data except the final value is to be read from the buffer using D/C3[T8]/ED. The S1 should then be read and the final data value read, resulting in the clearing of the RDRF flag. Even if the RDRF flag is set, data will continue to be received until an overrun condition occurs.</p> <p>0 The number of datawords in the receive buffer is less than the number indicated by RXWATER.  1 The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared.</p>
4 IDLE	<p>Idle Line Flag</p> <p>IDLE is set when 10 consecutive logic 1s (if C1[M] = 0), 11 consecutive logic 1s (if C1[M] = 1 and C4[M10] = 0), or 12 consecutive logic 1s (if C1[M] = 1, C4[M10] = 1, and C1[PE] = 1) appear on the receiver input. After the IDLE flag is cleared, a frame must be received (although not necessarily stored in the data buffer, for example if C2[RWU] is set) or a LIN break character must set the S2[LBKDIF] flag before an idle condition can set the IDLE flag. To clear IDLE, read UART status S1 with IDLE set and then read D. Idle detection is not supported when 7816E or EN709 is set/enabled and hence this flag is ignored.</p> <p><b>NOTE:</b> When the receiver wakeup bit (RWU) is set and WAKE is cleared, an idle line condition sets the IDLE flag if RWUID is set, else the IDLE flag does not get set.</p> <p>0 Receiver input is either active now or has never become active since the IDLE flag was last cleared.  1 Receiver input has become idle or the flag has not been cleared since it last asserted.</p>
3 OR	<p>Receiver Overrun Flag</p>

Table continues on the next page...

## UARTx\_S1 field descriptions (continued)

Field	Description
	<p>OR is set when software fails to prevent the receive data register from overflowing with data. The OR bit is set immediately after the stop bit has been completely received for the dataword that overflows the buffer and all the other error flags (FE,NF and PF) are prevented from setting. The data in the shift register is lost, but the data already in the UART data registers is not affected. If the OR flag is set, no data will be stored in the data buffer even if sufficient room exists. Additionally, while the OR flag is set the RDRF flag, and IDLE flags will be blocked from asserting, i.e. transition from an inactive to an active state. To clear OR, read S1 when OR is set and then read UART data register (D). If LBKDE is enabled and a LIN Break is detected, the OR bit will assert if the S2[LBKDIF] flag is not cleared before the next data character is received. See <a href="#">Overrun (OR) flag implications</a> for more details regarding the operation of the OR bit. In 7816 mode, it is possible to configure a NACK to be returned by programming the C7816[ONACK] bit.</p> <p>0 No overrun has occurred since the last time the flag was cleared. 1 Overrun has occurred or the overrun flag has not been cleared since the last overrun occurred.</p>
2 NF	<p>Noise Flag</p> <p>NF is set when the UART detects noise on the receiver input. NF bit does not get set in the case of an overrun or while the LIN break detect feature is enabled (S2[LBKDE] = 1). When NF is set, it only indicates that a dataword has been received with noise since the last time it was cleared. There is no guarantee that the first dataword read from the receive buffer has noise or that there is only one dataword in the buffer that was received with noise unless the receive buffer has a depth of one. To clear NF, read S1 and then read the UART data register (D). When EN709 is set/enabled, noise flag is not set.</p> <p>0 No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise. 1 At least one dataword was received with noise detected since the last time the flag was cleared.</p>
1 FE	<p>Framing Error Flag</p> <p>FE is set when a logic 0 is accepted as the stop bit. FE bit does not set in the case of an overrun or while the LIN break detect feature is enabled (S2[LBKDE] = 1). FE inhibits further data reception until it is cleared. To clear FE, read S1 with FE set and then read the UART data register (D). The last data in the receive buffer represents the data that was received with the frame error enabled. However, framing errors are not supported when 7816E is set/enabled. However, if this flag is set, data will still not be received in 7816 mode. Framing errors are not supported in 709 mode.</p> <p>0 No framing error detected. 1 Framing error.</p>
0 PF	<p>Parity Error Flag</p> <p>PF is set when PE is set, S2[LBKDE] is disabled, and the parity of the received data does not match its parity bit. The PF is not set in the case of an overrun condition. When the PF bit is set it only indicates that a dataword was received with parity error since the last time it was cleared. There is no guarantee that the first dataword read from the receive buffer has a parity error or that there is only one dataword in the buffer that was received with a parity error unless the receive buffer was a depth of one. To clear PF, read S1 and then read the UART data register (D). Within the receive buffer structure the received dataword is tagged if it was received with a parity error. That information is available by reading the ED register prior to reading the D register. When EN709 is set/enabled parity error flag is not set.</p> <p>0 No parity error has been detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receive buffer what was received with a parity error. 1 At least one dataword was received with a parity error since the last time this flag was cleared.</p>

### 57.3.6 UART Status Register 2 (UARTx\_S2)

The S2 register provides inputs to the MCU for generation of UART interrupts or DMA requests. Also, this register can be polled by the MCU to check the status of these bits. This register can be read or written at any time, with the exception of the MSBF and RXINV bits which should only be changed by the user between transmit and receive packets.

Addresses: UART0\_S2 is 4006\_A000h base + 5h offset = 4006\_A005h  
 UART1\_S2 is 4006\_B000h base + 5h offset = 4006\_B005h  
 UART2\_S2 is 4006\_C000h base + 5h offset = 4006\_C005h  
 UART3\_S2 is 4006\_D000h base + 5h offset = 4006\_D005h  
 UART4\_S2 is 400E\_A000h base + 5h offset = 400E\_A005h  
 UART5\_S2 is 400E\_B000h base + 5h offset = 400E\_B005h

Bit	7	6	5	4	3	2	1	0
Read	LBKDIF	RXEDGIF	MSBF	RXINV	RWUID	BRK13	LBKDE	RAF
Write								
Reset	0	0	0	0	0	0	0	0

#### UARTx\_S2 field descriptions

Field	Description
7 LBKDIF	<p>LIN Break Detect Interrupt Flag</p> <p>LBKDIF is set when LBKDE is set and a LIN break character is detected, when 11 consecutive logic 0s (if C1[M] = 0) or 12 consecutive logic 0s (if C1[M] = 1) appear on the receiver input. LBKDIF is set right after receiving the last LIN break character bit. LBKDIF is cleared by writing a 1 to it.</p> <p>0 No LIN break character has been detected.                      1 LIN break character has been detected.</p>
6 RXEDGIF	<p>RxD Pin Active Edge Interrupt Flag</p> <p>RXEDGIF is set when an active edge (falling if RXINV = 0, rising if RXINV=1) on the RxD pin occurs. RXEDGIF is cleared by writing a 1 to it. See <a href="#">RXEDGIF description</a> for additional details.</p> <p><b>NOTE:</b> The active edge is only detected when in two wire mode and on receive data coming from the RxD pin.</p> <p>0 No active edge on the receive pin has occurred.                      1 An active edge on the receive pin has occurred.</p>
5 MSBF	<p>Most Significant Bit First</p> <p>Setting this bit reverses the order of the bits that are transmitted and received on the wire. This bit does not affect the polarity of the bits, the location of the parity bit or the location of the start or stop bits. This bit is automatically set when C7816[INIT] and C7816[ISO7816E] are enabled and an initial character is detected in T = 0 protocol mode. In EN709 mode, this bit affects the order of bits the same way as it does in normal mode.</p>

Table continues on the next page...

## UARTx\_S2 field descriptions (continued)

Field	Description
	<p>0 LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0.</p> <p>1 MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7 or bit6 depending on the setting of C1[M] and C1[PE].</p>
4 RXINV	<p>Receive Data Inversion</p> <p>Setting this bit, reverses the polarity of the received data input. In NRZ format, a one is represented by a mark and a zero is represented by a space for normal polarity, and the opposite for inverted polarity. In IrDA format, a zero is represented by short high pulse in the middle of a bit time remaining idle low for a one for normal polarity, and a zero is represented by short low pulse in the middle of a bit time remaining idle high for a one for inverted polarity. This bit is automatically set when C7816[INIT] and C7816[ISO7816E] are enabled and an initial character is detected in T = 0 protocol mode. In EN709 mode, this bit affects the polarity of bits the same as it does in normal mode.</p> <p><b>NOTE:</b> Setting RXINV inverts the RxD input for: data bits, start and stop bits, break, and idle. When C7816[ISO7816E] is set/enabled then only the data bits and the parity bit are inverted.</p> <p>0 Receive data is not inverted. 1 Receive data is inverted.</p>
3 RWUID	<p>Receive Wakeup Idle Detect</p> <p>When RWU is set and WAKE is cleared, this bit controls whether the idle character that wakes the receiver sets the S1[IDLE] bit. This bit must be cleared when C7816[ISO7816E] is set/enabled.</p> <p>0 The S1[IDLE] bit is not set upon detection of an idle character. 1 The S1[IDLE] bit is set upon detection of an idle character.</p>
2 BRK13	<p>Break Transmit Character Length</p> <p>This bit determines whether the transmit break character is 10, 11, or 12 bits long, or 13 or 14 bits long. Refer to <a href="#">Transmitting break characters</a> for the length of the break character for the different configurations. The detection of a framing error is not affected by this bit.</p> <p>0 Break character is 10, 11, or 12 bits long. 1 Break character is 13 or 14 bits long.</p>
1 LBKDE	<p>LIN Break Detection Enable</p> <p>LBKDE selects a longer break character detection length. While LBKDE is set, the S1[RDRF], S1[NF], S1[FE], and S1[PF] flags are prevented from setting. When LBKDE is set, see <a href="#">Ovrrun operation</a>. The LBKDE bit must be cleared when C7816[ISO7816E] is set.</p> <p>0 Break character is detected at length of 10 bit times (C1[M] = 0), 11 (C1[M] = 1 and C4[M10] = 0), or 12 (C1[M] = 1, C4[M10] = 1, and S1[PE] = 1). 1 Break character is detected at length of 11 bits times (if C1[M] = 0 or 12 bits time (if C1[M] = 1).</p>
0 RAF	<p>Receiver Active Flag</p> <p>RAF is set when the UART receiver detects a logic 0 during the RT1 time period of the start bit search. RAF is cleared when the receiver detects an idle character when C7816[ISO7816E] is cleared/disabled. When C7816[ISO7816E] is enabled the RAF is cleared if the C7816[TTYTYPE] = 0 expires or the C7816[TTYTYPE] = 1 expires.</p> <p><b>NOTE:</b> In the case when C7816[ISO7816E] is set and C7816[TTYTYPE] = 0, it is possible to configure the guard time to be 12. However, in the event that a NACK is required to be transmitted the data</p>

Table continues on the next page...

### UARTx\_S2 field descriptions (continued)

Field	Description
	transfer actually takes 13 ETU with the 13th ETU slot being a inactive buffer. Hence in this situation the RAF may deassert one ETU prior to actually being inactive.
0	UART receiver idle/inactive waiting for a start bit.
1	UART receiver active (RxD input not idle).

### 57.3.7 UART Control Register 3 (UARTx\_C3)

Writing to R8 bit does not have any effect. The TXDIR and TXINV bits can only be changed between transmit and receive packets.

Addresses: UART0\_C3 is 4006\_A000h base + 6h offset = 4006\_A006h  
 UART1\_C3 is 4006\_B000h base + 6h offset = 4006\_B006h  
 UART2\_C3 is 4006\_C000h base + 6h offset = 4006\_C006h  
 UART3\_C3 is 4006\_D000h base + 6h offset = 4006\_D006h  
 UART4\_C3 is 400E\_A000h base + 6h offset = 400E\_A006h  
 UART5\_C3 is 400E\_B000h base + 6h offset = 400E\_B006h

Bit	7	6	5	4	3	2	1	0
Read	R8	T8	TXDIR	TXINV	ORIE	NEIE	FEIE	PEIE
Write								
Reset	0	0	0	0	0	0	0	0

### UARTx\_C3 field descriptions

Field	Description
7 R8	Received Bit 8  R8 is the ninth data bit received when the UART is configured for 9-bit data format (C1[M] = 1) or (C4[M10] = 1).
6 T8	Transmit Bit 8  T8 is the ninth data bit transmitted when the UART is configured for 9-bit data format (C1[M] = 1) or (C4[M10] = 1).  <b>NOTE:</b> If the value of T8 is the same as in the previous transmission, T8 does not have to be rewritten. The same value is transmitted until T8 is rewritten.
5 TXDIR	Transmitter Pin Data Direction in Single-Wire mode  This bit determines whether the TXD pin is used as an input or output in the single-wire mode of operation. This bit is relevant only to the single-wire mode. When C7816[ISO7816E] is set/enabled and C7816[TTYTYPE] = 1, this bit is automatically cleared after the requested block has been transmitted. This condition is detected when TL7816[TLEN] = 0 and 4 additional characters have been transmitted. Additionally, if C7816[ISO7816E] is set/enabled and C7816[TTYTYPE] = 0 and a NACK is being transmitted, the hardware will automatically override this bit as needed. In this situation TXDIR will not reflect the temporary state associated with the NACK.

Table continues on the next page...

**UARTx\_C3 field descriptions (continued)**

Field	Description
	0 TXD pin is an input in single-wire mode. 1 TXD pin is an output in single-wire mode.
4 TXINV	Transmit Data Inversion.  Setting this bit reverses the polarity of the transmitted data output. In NRZ format, a one is represented by a mark and a zero is represented by a space for normal polarity, and the opposite for inverted polarity. In IrDA format, a zero is represented by short high pulse in the middle of a bit time remaining idle low for a one for normal polarity, and a zero is represented by short low pulse in the middle of a bit time remaining idle high for a one for inverted polarity. This bit is automatically set when C7816[INIT] and C7816[ISO7816E] are enabled and an initial character is detected in T = 0 protocol mode.  <b>NOTE:</b> Setting TXINV inverts all transmitted values, including idle, break, start, and stop bits. In loop mode, if TXINV is set, the receiver gets the transmit inversion bit when RXINV is disabled. When C7816[ISO7816E] is set/enabled then only the transmitted data bits and parity bit are inverted.  0 Transmit data is not inverted. 1 Transmit data is inverted.
3 ORIE	Overrun Error Interrupt Enable  This bit enables the overrun error flag (S1[OR]) to generate interrupt requests.  0 OR interrupts are disabled. 1 OR interrupt requests are enabled.
2 NEIE	Noise Error Interrupt Enable  This bit enables the noise flag (S1[NF]) to generate interrupt requests.  0 NF interrupt requests are disabled. 1 NF interrupt requests are enabled.
1 FEIE	Framing Error Interrupt Enable  This bit enables the framing error flag (S1[FE]) to generate interrupt requests.  0 FE interrupt requests are disabled. 1 FE interrupt requests are enabled.
0 PEIE	Parity Error Interrupt Enable  This bit enables the parity error flag (S1[PF]) to generate interrupt requests.  0 PF interrupt requests are disabled. 1 PF interrupt requests are enabled.

**57.3.8 UART Data Register (UARTx\_D)**

This register is actually two separate registers. Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register.

**NOTE**

In 8-bit or 9-bit data format, only UART data register (D) needs to be accessed in order to clear the S1[RDRF] bit (assuming receiver buffer level is less than RWFIFO[RXWATER]). The C3 register only needs to be read (prior to the D register) if the ninth bit of data needs to be captured. Likewise the ED register only needs to be read (prior to the D register) if the additional flag data for the dataword needs to be captured.


**NOTE**

In the normal 8-bit mode (M bit cleared) if the parity is enabled, you get seven data bits and one parity bit. That one parity bit will be loaded into the D register. So if you care about only the data bits, you have to mask off the parity bit from the value you read out of this register.

**NOTE**

When transmitting in 9-bit data format and using 8-bit write instructions, write first to transmit bit 8 in UART control register 3 (C3[T8]), then D. A write to C3[T8] stores the data in a temporary register. If D register is written first then the new data on data bus is stored in D register, while the temporary value (written by last write to C3[T8]) gets stored in C3[T8] register.

Addresses: UART0\_D is 4006\_A000h base + 7h offset = 4006\_A007h  
 UART1\_D is 4006\_B000h base + 7h offset = 4006\_B007h  
 UART2\_D is 4006\_C000h base + 7h offset = 4006\_C007h  
 UART3\_D is 4006\_D000h base + 7h offset = 4006\_D007h  
 UART4\_D is 400E\_A000h base + 7h offset = 400E\_A007h  
 UART5\_D is 400E\_B000h base + 7h offset = 400E\_B007h



**UARTx\_D field descriptions**

Field	Description
7-0 RT	Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register.

### 57.3.9 UART Match Address Registers 1 (UARTx\_MA1)

The MA1 and MA2 registers are compared to input data addresses when the most significant bit is set and the associated C4[MAEN] bit is set. If a match occurs, the following data is transferred to the data register. If a match fails, the following data is discarded. These registers can be read and written at anytime.

Addresses: UART0\_MA1 is 4006\_A000h base + 8h offset = 4006\_A008h


UART1\_MA1 is 4006\_B000h base + 8h offset = 4006\_B008h

UART2\_MA1 is 4006\_C000h base + 8h offset = 4006\_C008h

UART3\_MA1 is 4006\_D000h base + 8h offset = 4006\_D008h

UART4\_MA1 is 400E\_A000h base + 8h offset = 400E\_A008h

UART5\_MA1 is 400E\_B000h base + 8h offset = 400E\_B008h



**UARTx\_MA1 field descriptions**

Field	Description
7-0 MA	Match Address

### 57.3.10 UART Match Address Registers 2 (UARTx\_MA2)

These registers can be read and written at anytime. The MA1 and MA2 registers are compared to input data addresses when the most significant bit is set and the associated C4[MAEN] bit is set. If a match occurs, the following data is transferred to the data register. If a match fails, the following data is discarded.

Addresses: UART0\_MA2 is 4006\_A000h base + 9h offset = 4006\_A009h


UART1\_MA2 is 4006\_B000h base + 9h offset = 4006\_B009h

UART2\_MA2 is 4006\_C000h base + 9h offset = 4006\_C009h

UART3\_MA2 is 4006\_D000h base + 9h offset = 4006\_D009h

UART4\_MA2 is 400E\_A000h base + 9h offset = 400E\_A009h

UART5\_MA2 is 400E\_B000h base + 9h offset = 400E\_B009h



**UARTx\_MA2 field descriptions**

Field	Description
7-0 MA	Match Address

**57.3.11 UART Control Register 4 (UARTx\_C4)**

Addresses: UART0\_C4 is 4006\_A000h base + Ah offset = 4006\_A00Ah

UART1\_C4 is 4006\_B000h base + Ah offset = 4006\_B00Ah

UART2\_C4 is 4006\_C000h base + Ah offset = 4006\_C00Ah

UART3\_C4 is 4006\_D000h base + Ah offset = 4006\_D00Ah

UART4\_C4 is 400E\_A000h base + Ah offset = 400E\_A00Ah

UART5\_C4 is 400E\_B000h base + Ah offset = 400E\_B00Ah

Bit	7	6	5	4	3	2	1	0
Read								
Write	MAEN1	MAEN2	M10			BRFA		
Reset	0	0	0	0	0	0	0	0

**UARTx\_C4 field descriptions**

Field	Description
7 MAEN1	<p>Match Address Mode Enable 1</p> <p>Refer to <a href="#">Match address operation</a> for more information.</p> <p>0 All data received is transferred to the data buffer if MAEN2 is cleared.</p> <p>1 All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This bit must be cleared when C7816[ISO7816E] is set/enabled.</p>
6 MAEN2	<p>Match Address Mode Enable 2</p> <p>Refer to <a href="#">Match address operation</a> for more information.</p> <p>0 All data received is transferred to the data buffer if MAEN1 is cleared.</p> <p>1 All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This bit must be cleared when C7816[ISO7816E] is set/enabled.</p>
5 M10	<p>10-bit Mode select</p> <p>The M10 bit causes a tenth, non-memory mapped bit to be part of the serial transmission. This tenth bit is generated and interpreted as a parity bit. The M10 bit does not affect the LIN send or detect break behavior. If M10 is set then both C1[M] and C1[PE] bits must also be set. This bit must be cleared when C7816[ISO7816E] is set/enabled. Refer to <a href="#">Data format (non ISO-7816)</a> for more information.</p>

*Table continues on the next page...*

## UARTx\_C4 field descriptions (continued)

Field	Description
	0 The parity bit is the ninth bit in the serial transmission. 1 The parity bit is the tenth bit in the serial transmission.
4–0 BRFA	Baud Rate Fine Adjust  This bit field is used to add more timing resolution to the average baud frequency, in increments of 1/32. Refer to <a href="#">Baud rate generation</a> for more information.

## 57.3.12 UART Control Register 5 (UARTx\_C5)

Addresses: UART0\_C5 is 4006\_A000h base + Bh offset = 4006\_A00Bh

UART1\_C5 is 4006\_B000h base + Bh offset = 4006\_B00Bh

UART2\_C5 is 4006\_C000h base + Bh offset = 4006\_C00Bh

UART3\_C5 is 4006\_D000h base + Bh offset = 4006\_D00Bh

UART4\_C5 is 400E\_A000h base + Bh offset = 400E\_A00Bh

UART5\_C5 is 400E\_B000h base + Bh offset = 400E\_B00Bh

Bit	7	6	5	4	3	2	1	0
Read		0				0		
Write	TDMAS		RDMAS					
Reset	0	0	0	0	0	0	0	0

## UARTx\_C5 field descriptions

Field	Description
7 TDMAS	Transmitter DMA Select  TDMAS configures the transmit data register empty flag, S1[TDRE], to generate interrupt or DMA requests if C2[TIE] is set.  <b>NOTE:</b> If C2[TIE] is cleared, TDRE DMA and TDRE interrupt request signals are not asserted when the TDRE flag is set, regardless of the state of TDMAS.  <b>NOTE:</b> If C2[TIE] and TDMAS are both set, then C2[TCIE] must be cleared, and D register must not be written outside of servicing of a DMA request.  0 If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service. 1 If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer.
6 Reserved	This read-only field is reserved and always has the value zero.
5 RDMAS	Receiver Full DMA Select  RDMAS configures the receiver data register full flag, S1[RDRF], to generate interrupt or DMA requests if C2[RIE] is set.

Table continues on the next page...

**UARTx\_C5 field descriptions (continued)**

Field	Description
	<p><b>NOTE:</b> If C2[RIE] is cleared, the RDRF DMA and RDFR interrupt request signals are not asserted when the S1[RDRF] flag is set, regardless of the state of RDMAS.</p> <p>0 If C2[RIE] is set and the S1[RDRF] flag is set, the RDFR interrupt request signal is asserted to request interrupt service.</p> <p>1 If C2[RIE] is set and the S1[RDRF] flag is set, the RDRF DMA request signal is asserted to request a DMA transfer.</p>
4–0 Reserved	This read-only field is reserved and always has the value zero.

**57.3.13 UART Extended Data Register (UARTx\_ED)**

This register contains additional information flags that are stored with a received dataword. This register may be read at any time but only contains valid data if there is a dataword in the receive FIFO.

**NOTE**

The data contained in this register represents additional information regarding the conditions on which a dataword was received. The importance of this data varies with application, and in some cases maybe completely optional. These fields automatically update to reflect the conditions of the next dataword whenever D is read.

**NOTE**

If the S1[NF] and S1[PF] flags have not been set since the last time the receive buffer was empty, the NOISY and PARITYE bits will be zero.

Addresses: UART0\_ED is 4006\_A000h base + Ch offset = 4006\_A00Ch  
 UART1\_ED is 4006\_B000h base + Ch offset = 4006\_B00Ch  
 UART2\_ED is 4006\_C000h base + Ch offset = 4006\_C00Ch  
 UART3\_ED is 4006\_D000h base + Ch offset = 4006\_D00Ch  
 UART4\_ED is 400E\_A000h base + Ch offset = 400E\_A00Ch  
 UART5\_ED is 400E\_B000h base + Ch offset = 400E\_B00Ch

Bit	7	6	5	4	3	2	1	0
Read	NOISY	PARITYE			0			
Write								
Reset	0	0	0	0	0	0	0	0

## UARTx\_ED field descriptions

Field	Description
7 NOISY	The current received dataword contained in D and C3[R8] was received with noise. 0 The dataword was received without noise. 1 The data was received with noise.
6 PARITYE	The current received dataword contained in D and C3[R8] was received with a parity error. 0 The dataword was received without a parity error. 1 The dataword was received with a parity error.
5–0 Reserved	This read-only field is reserved and always has the value zero.

## 57.3.14 UART Modem Register (UARTx\_MODEM)

The MODEM register controls options for setting the modem configuration.

**NOTE**

RXRTSE, TXRTSPOL, TXRTSE and TXCTSE must all be cleared when C7816[ISO7816EN] is enabled. This will cause the RTS to deassert during ISO-7816 wait times. The ISO-7816 protocol does not make use of the RTS and CTS signals.

Addresses: UART0\_MODEM is 4006\_A000h base + Dh offset = 4006\_A00Dh

UART1\_MODEM is 4006\_B000h base + Dh offset = 4006\_B00Dh

UART2\_MODEM is 4006\_C000h base + Dh offset = 4006\_C00Dh

UART3\_MODEM is 4006\_D000h base + Dh offset = 4006\_D00Dh

UART4\_MODEM is 400E\_A000h base + Dh offset = 400E\_A00Dh

UART5\_MODEM is 400E\_B000h base + Dh offset = 400E\_B00Dh

Bit	7	6	5	4	3	2	1	0
Read	0				RXRTSE	TXRTSPOL	TXRTSE	TXCTSE
Write								
Reset	0	0	0	0	0	0	0	0

## UARTx\_MODEM field descriptions

Field	Description
7–4 Reserved	This read-only field is reserved and always has the value zero.
3 RXRTSE	Receiver request-to-send enable Allows the RTS output to control the CTS input of the transmitting device to prevent receiver overrun. <b>NOTE:</b> Do not set both RXRTSE and TXRTSE.

*Table continues on the next page...*

**UARTx\_MODEM field descriptions (continued)**

Field	Description
	0 The receiver has no effect on RTS. 1 RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER].
2 TXRTSPOL	Transmitter request-to-send polarity  Controls the polarity of the transmitter RTS. TXRTSPOL does not affect the polarity of the receiver RTS. RTS will remain negated in the active low state unless TXRTSE is set.  0 Transmitter RTS is active low. 1 Transmitter RTS is active high.
1 TXRTSE	Transmitter request-to-send enable  Controls RTS before and after a transmission.  0 The transmitter has no effect on RTS. 1 When a character is placed into an empty transmitter data buffer(FIFO), RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer(FIFO) and shift register are completely sent, including the last stop bit.
0 TXCTSE	Transmitter clear-to-send enable  TXCTSE controls the operation of the transmitter. TXCTSE can be set independently from the state of TXRTSE and RXRTSE.  0 CTS has no effect on the transmitter. 1 Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission.

**57.3.15 UART Infrared Register (UARTx\_IR)**

The IR register controls options for setting the infrared configuration.

Addresses: UART0\_IR is 4006\_A000h base + Eh offset = 4006\_A00Eh  
 UART1\_IR is 4006\_B000h base + Eh offset = 4006\_B00Eh  
 UART2\_IR is 4006\_C000h base + Eh offset = 4006\_C00Eh  
 UART3\_IR is 4006\_D000h base + Eh offset = 4006\_D00Eh  
 UART4\_IR is 400E\_A000h base + Eh offset = 400E\_A00Eh  
 UART5\_IR is 400E\_B000h base + Eh offset = 400E\_B00Eh

Bit	7	6	5	4	3	2	1	0
Read	0				IREN		TNP	
Write								
Reset	0	0	0	0	0	0	0	0

## UARTx\_IR field descriptions

Field	Description
7–3 Reserved	This read-only field is reserved and always has the value zero.
2 IREN	Infrared enable  This bit enables/disables the infrared modulation/demodulation.  0 IR disabled. 1 IR enabled.
1–0 TNP	Transmitter narrow pulse  These bits enable whether the UART transmits a 1/16, 3/16, 1/32 or 1/4 narrow pulse.  00 3/16. 01 1/16. 10 1/32. 11 1/4.

## 57.3.16 UART FIFO Parameters (UARTx\_PFIFO)

This register provides the ability for the programmer to turn on and off FIFO functionality. It also provides the size of the FIFO that has been implemented. This register may be read at any time. This register should only be written when the C2[RE] and C2[TE] bits are cleared / not set and when the data buffer/FIFO is empty.

Addresses: UART0\_PFIFO is 4006\_A000h base + 10h offset = 4006\_A010h


UART1\_PFIFO is 4006\_B000h base + 10h offset = 4006\_B010h

UART2\_PFIFO is 4006\_C000h base + 10h offset = 4006\_C010h

UART3\_PFIFO is 4006\_D000h base + 10h offset = 4006\_D010h

UART4\_PFIFO is 400E\_A000h base + 10h offset = 400E\_A010h

UART5\_PFIFO is 400E\_B000h base + 10h offset = 400E\_B010h



\* Notes:

- TXFIFOSIZE bitfield: The reset value depends on whether the specific UART instance supports the FIFO and on the size of that FIFO. See the Chip Configuration details for more information on the FIFO size supported for each UART instance.
- RXFIFOSIZE bitfield: The reset value depends on whether the specific UART instance supports the FIFO and on the size of that FIFO. See the Chip Configuration details for more information on the FIFO size supported for each UART instance.

## UARTx\_PFIFO field descriptions

Field	Description
7 TXFE	<p>Transmit FIFO Enable</p> <p>When this bit is set the built in FIFO structure for the transmit buffer is enabled. The size of the FIFO structure is indicated by the TXFIFOSIZE field. If this bit is not set then the transmit buffer operates as a FIFO of depth one dataword regardless of the value in TXFIFOSIZE. Both C2[TE] and C2[RE] must be cleared prior to changing this bit. Additionally TXFLUSH and RXFLUSH commands should be issued immediately after changing this bit.</p> <p>0 Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support). 1 Transmit FIFO is enabled. Buffer is depth indicted by TXFIFOSIZE.</p>
6–4 TXFIFOSIZE	<p>Transmit FIFO. Buffer Depth</p> <p>The maximum number of transmit datawords that can be stored in the transmit buffer. This field is read only.</p> <p>000 Transmit FIFO/Buffer Depth = 1 Dataword. 001 Transmit FIFO/Buffer Depth = 4 Datawords. 010 Transmit FIFO/Buffer Depth = 8 Datawords. 011 Transmit FIFO/Buffer Depth = 16 Datawords. 100 Transmit FIFO/Buffer Depth = 32 Datawords. 101 Transmit FIFO/Buffer Depth = 64 Datawords. 110 Transmit FIFO/Buffer Depth = 128 Datawords. 111 Reserved.</p>
3 RXFE	<p>Receive FIFO Enable</p> <p>When this bit is set the built in FIFO structure for the receive buffer is enabled. The size of the FIFO structure is indicated by the RXFIFOSIZE field. If this bit is not set then the receive buffer operates as a FIFO of depth one dataword regardless of the value in RXFIFOSIZE. Both C2[TE] and C2[RE] must be cleared prior to changing this bit. Additionally TXFLUSH and RXFLUSH commands should be issued immediately after changing this bit.</p> <p>0 Receive FIFO is not enabled. Buffer is depth 1. (Legacy support) 1 Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE.</p>
2–0 RXFIFOSIZE	<p>Receive FIFO. Buffer Depth</p> <p>The maximum number of receive datawords that can be stored in the receive buffer before an overrun occurs. This field is read only.</p> <p>000 Receive FIFO/Buffer Depth = 1 Dataword. 001 Receive FIFO/Buffer Depth = 4 Datawords. 010 Receive FIFO/Buffer Depth = 8 Datawords. 011 Receive FIFO/Buffer Depth = 16 Datawords. 100 Receive FIFO/Buffer Depth = 32 Datawords. 101 Receive FIFO/Buffer Depth = 64 Datawords. 110 Receive FIFO/Buffer Depth = 128 Datawords. 111 Reserved.</p>

### 57.3.17 UART FIFO Control Register (UARTx\_CFIFO)

This register provides the ability to program various control bits for FIFO operation. This register may be read or written at any time. Note that writing the TXFLUSH and RXFLUSH bits may result in data loss and requires careful action to prevent unintended / unpredictable behavior, hence it is recommended that TE and RE be cleared prior to flushing the corresponding FIFO.

Addresses: UART0\_CFIFO is 4006\_A000h base + 11h offset = 4006\_A011h

UART1\_CFIFO is 4006\_B000h base + 11h offset = 4006\_B011h

UART2\_CFIFO is 4006\_C000h base + 11h offset = 4006\_C011h

UART3\_CFIFO is 4006\_D000h base + 11h offset = 4006\_D011h

UART4\_CFIFO is 400E\_A000h base + 11h offset = 400E\_A011h

UART5\_CFIFO is 400E\_B000h base + 11h offset = 400E\_B011h

Bit	7	6	5	4	3	2	1	0
Read	0	0	0					
Write	TXFLUSH	RXFLUSH					TXOFE	RXUFE
Reset	0	0	0	0	0	0	0	0

#### UARTx\_CFIFO field descriptions

Field	Description
7 TXFLUSH	<p>Transmit FIFO/Buffer Flush</p> <p>Writing to this bit causes all data that is stored in the transmit FIFO/buffer to be flushed. This does not affect data that is in the transmit shift register.</p> <p>0 No flush operation occurs. 1 All data in the transmit FIFO/Buffer is cleared out.</p>
6 RXFLUSH	<p>Receive FIFO/Buffer Flush</p> <p>Writing to this bit causes all data that is stored in the receive FIFO/buffer to be flushed. This does not affect data that is in the receive shift register.</p> <p>0 No flush operation occurs. 1 All data in the receive FIFO/buffer is cleared out.</p>
5–2 Reserved	This read-only field is reserved and always has the value zero.
1 TXOFE	<p>Transmit FIFO Overflow Interrupt Enable</p> <p>When this bit is set the TXOF flag will generate an interrupt to the host.</p> <p>0 TXOF flag does not generate an interrupt to the host. 1 TXOF flag generates an interrupt to the host.</p>
0 RXUFE	<p>Receive FIFO Underflow Interrupt Enable</p> <p>When this bit is set the RXUF flag will generate an interrupt to the host.</p>

*Table continues on the next page...*

**UARTx\_CFIFO field descriptions (continued)**

Field	Description
0	RXUF flag does not generate an interrupt to the host.
1	RXUF flag generates an interrupt to the host.

**57.3.18 UART FIFO Status Register (UARTx\_SFIFO)**

This register provides various status information regarding the transmit and receiver buffers/FIFOs, including interrupt information. This register may be written or read at anytime.

Addresses: UART0\_SFIFO is 4006\_A000h base + 12h offset = 4006\_A012h  
 UART1\_SFIFO is 4006\_B000h base + 12h offset = 4006\_B012h  
 UART2\_SFIFO is 4006\_C000h base + 12h offset = 4006\_C012h  
 UART3\_SFIFO is 4006\_D000h base + 12h offset = 4006\_D012h  
 UART4\_SFIFO is 400E\_A000h base + 12h offset = 400E\_A012h  
 UART5\_SFIFO is 400E\_B000h base + 12h offset = 400E\_B012h

Bit	7	6	5	4	3	2	1	0
Read	TXEMPT	RXEMPT	0				TXOF	RXUF
Write								
Reset	1	1	0	0	0	0	0	0

**UARTx\_SFIFO field descriptions**

Field	Description
7 TXEMPT	<p>Transmit Buffer/FIFO Empty</p> <p>This status bit asserts when there is no data in the Transmit FIFO/buffer. This bit does not take into account data that is in the transmit shift register.</p> <p>0 Transmit buffer is not empty.                      1 Transmit buffer is empty.</p>
6 RXEMPT	<p>Receive Buffer/FIFO Empty</p> <p>This status bit asserts when there is no data in the receive FIFO/Buffer. This bit does not take into account data that is in the receive shift register.</p> <p>0 Receive buffer is not empty.                      1 Receive buffer is empty.</p>
5-2 Reserved	This read-only field is reserved and always has the value zero.
1 TXOF	<p>Transmitter Buffer Overflow Flag</p> <p>This flag indicates that more data has been written to the transmit buffer than it can hold. This bit will assert regardless of the value of CFIFO[TXOF]. However, an interrupt will only be issued to the host if the CFIFO[TXOF] bit is set. This flag is cleared by writing a "1".</p>

*Table continues on the next page...*

**UARTx\_SFIFO field descriptions (continued)**

Field	Description
	0 No transmit buffer overflow has occurred since the last time the flag was cleared. 1 At least one transmit buffer overflow has occurred since the last time the flag was cleared.
0 RXUF	Receiver Buffer Underflow Flag  This flag indicates that more data has been read from the receive buffer than was present. This bit will assert regardless of the value of CFIFO[RXUFE]. However, an interrupt will only be issued to the host if the CFIFO[RXUFE] bit is set. This flag is cleared by writing a "1".  0 No receive buffer underflow has occurred since the last time the flag was cleared. 1 At least one receive buffer underflow has occurred since the last time the flag was cleared.

**57.3.19 UART FIFO Transmit Watermark (UARTx\_TWFIFO)**

This register provides the ability to set a programmable threshold for notification of needing additional transmit data. This register may be read at any time but should only be written when C2[TE] is not set. Changing the value of the watermark will not clear the S1[TDRE] flag.

Addresses: UART0\_TWFIFO is 4006\_A000h base + 13h offset = 4006\_A013h

UART1\_TWFIFO is 4006\_B000h base + 13h offset = 4006\_B013h

UART2\_TWFIFO is 4006\_C000h base + 13h offset = 4006\_C013h

UART3\_TWFIFO is 4006\_D000h base + 13h offset = 4006\_D013h

UART4\_TWFIFO is 400E\_A000h base + 13h offset = 400E\_A013h

UART5\_TWFIFO is 400E\_B000h base + 13h offset = 400E\_B013h

Bit	7	6	5	4	3	2	1	0
Read	TXWATER							
Write	TXWATER							
Reset	0	0	0	0	0	0	0	0


**UARTx\_TWFIFO field descriptions**

Field	Description
7–0 TXWATER	Transmit Watermark  When the number of datawords in the transmit FIFO/buffer is equal to or less than the value in this register field then an interrupt via S1[TDRE] or a DMA request via C5[TDMAS] will be generated as determined by C5[TDMAS] and C2[TIE] fields. For proper operation the value in the TXWATER field must be set to be less than the size of the transmit buffer/FIFO size as indicated by PFIFO[TXFIFOSIZE] and PFIFO[TXFE].

### 57.3.20 UART FIFO Transmit Count (UARTx\_TCFIFO)

This is a read only register that indicates how many datawords are currently in the transmit buffer/FIFO. It may be read at anytime.

Addresses: UART0\_TCFIFO is 4006\_A000h base + 14h offset = 4006\_A014h  
 UART1\_TCFIFO is 4006\_B000h base + 14h offset = 4006\_B014h  
 UART2\_TCFIFO is 4006\_C000h base + 14h offset = 4006\_C014h  
 UART3\_TCFIFO is 4006\_D000h base + 14h offset = 4006\_D014h  
 UART4\_TCFIFO is 400E\_A000h base + 14h offset = 400E\_A014h  
 UART5\_TCFIFO is 400E\_B000h base + 14h offset = 400E\_B014h




**UARTx\_TCFIFO field descriptions**

Field	Description
7-0 TXCOUNT	Transmit Counter  The value in this register indicates the number of datawords that are in the transmit buffer/FIFO. If a dataword is in the process of being transmitted (i.e. in the transmit shift register) it is not included in the count. This value may be used in conjunction with the PFIFO[TXFIFOSIZE] field to calculate how much room is left in the transmit buffer/FIFO.

### 57.3.21 UART FIFO Receive Watermark (UARTx\_RWFIFO)

This register provides the ability to set a programmable threshold for notification of needing to remove data from the receiver buffer/FIFO. This register may be read at any time but should only be written when C2[RE] is not asserted. Changing the value in this register will not clear the S1[RDRF] flag.

Addresses: UART0\_RWFIFO is 4006\_A000h base + 15h offset = 4006\_A015h  
 UART1\_RWFIFO is 4006\_B000h base + 15h offset = 4006\_B015h  
 UART2\_RWFIFO is 4006\_C000h base + 15h offset = 4006\_C015h  
 UART3\_RWFIFO is 4006\_D000h base + 15h offset = 4006\_D015h  
 UART4\_RWFIFO is 400E\_A000h base + 15h offset = 400E\_A015h  
 UART5\_RWFIFO is 400E\_B000h base + 15h offset = 400E\_B015h



**UARTx\_RWFIFO field descriptions**

Field	Description
7–0 RXWATER	<p>Receive Watermark</p> <p>When the number of datawords in the Receive FIFO/buffer is equal to or greater than the value in this register field the event is flagged. An interrupt via S1[RDRF] or a DMA request via C5[RDMA5] will be generated as determined by C5[RDMA5] and C2[RIE] fields. For proper operation the value in the RXWATER field must be set to be less than the size of the Receive buffer/FIFO size as indicated by PFIFO[RXFIFOSIZE] and PFIFO[RXFE] and greater than 0.</p>

**57.3.22 UART FIFO Receive Count (UARTx\_RCFIFO)**

This is a read only register that indicates how many datawords are currently in the receive buffer/FIFO. It may be read at anytime.

Addresses: UART0\_RCFIFO is 4006\_A000h base + 16h offset = 4006\_A016h  
 UART1\_RCFIFO is 4006\_B000h base + 16h offset = 4006\_B016h  
 UART2\_RCFIFO is 4006\_C000h base + 16h offset = 4006\_C016h  
 UART3\_RCFIFO is 4006\_D000h base + 16h offset = 4006\_D016h  
 UART4\_RCFIFO is 400E\_A000h base + 16h offset = 400E\_A016h  
 UART5\_RCFIFO is 400E\_B000h base + 16h offset = 400E\_B016h

Bit	7	6	5	4	3	2	1	0
Read	RXCOUNT							
Write								
Reset	0	0	0	0	0	0	0	0

**UARTx\_RCFIFO field descriptions**

Field	Description
7–0 RXCOUNT	<p>Receive Counter</p> <p>The value in this register indicates the number of datawords that are in the receive buffer/FIFO. If a dataword is in the process of being received (i.e. in the receive shift register) it is not included in the count. This value may be used in conjunction with the PFIFO[RXFIFOSIZE] field to calculate how much room is left in the receive buffer/FIFO.</p>

### 57.3.23 UART 7816 Control Register (UARTx\_C7816)

The C7816 register is the primary control register for ISO-7816 specific functionality. This register is specific to 7816 functionality and the values in this register have no effect on UART operation and should be ignored if ISO\_7816E is not set/enabled. This register may be read at anytime but values should only be changed when the ISO\_7816E bit is not set.

Addresses: UART0\_C7816 is 4006\_A000h base + 18h offset = 4006\_A018h

UART1\_C7816 is 4006\_B000h base + 18h offset = 4006\_B018h

UART2\_C7816 is 4006\_C000h base + 18h offset = 4006\_C018h

UART3\_C7816 is 4006\_D000h base + 18h offset = 4006\_D018h

UART4\_C7816 is 400E\_A000h base + 18h offset = 400E\_A018h

UART5\_C7816 is 400E\_B000h base + 18h offset = 400E\_B018h

Bit	7	6	5	4	3	2	1	0
Read	0			ONACK	ANACK	INIT	TTYPE	ISO_7816E
Write								
Reset	0	0	0	0	0	0	0	0

#### UARTx\_C7816 field descriptions

Field	Description
7-5 Reserved	This read-only field is reserved and always has the value zero.
4 ONACK	<p>Generate NACK on Overflow</p> <p>When this bit is set, the receiver will automatically generate a NACK response if a receive buffer overrun occurs as indicated by the S1[OR] field. In many systems this will result in the transmitter resending the packet that overflowed until the retransmit threshold for that transmitter has been reached. A NACK is only generated if TTYPE=0. This bit operates independently of ANACK. See <a href="#">Overrun NACK considerations</a>.</p> <p>0 The received data does not generate a NACK when the receipt of the data results in an overflow event. 1 If the receiver buffer overflows, a NACK is automatically sent on a received character.</p>
3 ANACK	<p>Generate NACK on Error</p> <p>When this bit is set, the receiver will automatically generate a NACK response if a parity error occurs or if INIT is set and an invalid initial character is detected. A NACK is only generated if TTYPE = 0. If ANACK is set the UART will attempt to retransmit the data indefinitely. To stop retransmission attempts, clear C2[TE] or ISO_7816E and do not set until S1[TC] set C2[TE] again.</p> <p>0 No NACK is automatically generated. 1 A NACK is automatically generated if a parity error is detected or if an invalid initial character is detected.</p>
2 INIT	Detect Initial Character

Table continues on the next page...

## UARTx\_C7816 field descriptions (continued)

Field	Description
	<p>When this bit is set, all received characters will be searched for a valid initial character. If an invalid initial character is identified then a NACK will be sent if ANACK is set. All received data is discarded and error flags blocked (S1[NF], S1[OR], S1[FE], S1[PF], IS7816[WT], IS7816[CWT], IS7816[BWT], IS7816[GTV]) until a valid initial character is detected. Upon detection of a valid initial character the configuration values S2[MSBF], C3[TXINV] and S2[RXINV] are automatically updated to reflect the initial character that was received. The actual INIT data value is not stored in the receive buffer. Additionally, upon detection of a valid initial character the IS7816[INITD] flag is set and an interrupt issued as programmed by the IE7816[INITDE] bit. When a valid initial character is detected the INIT bit is automatically cleared. This Initial Character Detect feature is only supported in T = 0 protocol mode.</p> <p>0 Normal operating mode. Receiver does not seek to identify initial character. 1 Receiver searches for initial character.</p>
1 TTYPE	<p>Transfer Type</p> <p>This bit indicates the transfer protocol being used.</p> <p>Refer to <a href="#">ISO-7816 / smartcard support</a> for more details.</p> <p>0 T = 0 Per the ISO-7816 specification. 1 T = 1 Per the ISO-7816 specification.</p>
0 ISO_7816E	<p>ISO-7816 Functionality Enabled</p> <p>This bit indicates that the UART is operating according to the ISO-7816 protocol.</p> <p><b>NOTE:</b> This bit should only be modified when no transmit or receive is occurring. If this bit is changed during a data transfer the data being transmitted or received may be transferred incorrectly.</p> <p>0 ISO-7816 functionality is turned off / not enabled. 1 ISO-7816 functionality is turned on / enabled.</p>

### 57.3.24 UART 7816 Interrupt Enable Register (UARTx\_IE7816)

The IE7816 register controls which flags result in an interrupt being issued. This register is specific to 7816 functionality, the corresponding flags that drive the interrupts will not assert when 7816E is not set/enabled. However, these flags may remain set if they asserted while 7816E was set and not subsequently cleared. This register maybe read or written at anytime.

Addresses: UART0\_IE7816 is 4006\_A000h base + 19h offset = 4006\_A019h

UART1\_IE7816 is 4006\_B000h base + 19h offset = 4006\_B019h

UART2\_IE7816 is 4006\_C000h base + 19h offset = 4006\_C019h

UART3\_IE7816 is 4006\_D000h base + 19h offset = 4006\_D019h

UART4\_IE7816 is 400E\_A000h base + 19h offset = 400E\_A019h

UART5\_IE7816 is 400E\_B000h base + 19h offset = 400E\_B019h

Bit	7	6	5	4	3	2	1	0
Read	WTE	CWTE	BWTE	INITDE	0	GTVE	TXTE	RXTE
Write								
Reset	0	0	0	0	0	0	0	0

#### UARTx\_IE7816 field descriptions

Field	Description
7 WTE	Wait Timer Interrupt Enable 0 The assertion of the IS7816[WT] bit will not result in the generation of an interrupt. 1 The assertion of the IS7816[WT] bit will result in the generation of an interrupt.
6 CWTE	Character Wait Timer Interrupt Enable 0 The assertion of the IS7816[CWT] bit will not result in the generation of an interrupt. 1 The assertion of the IS7816[CWT] bit will result in the generation of an interrupt.
5 BWTE	Block Wait Timer Interrupt Enable 0 The assertion of the IS7816[BWT] bit will not result in the generation of an interrupt. 1 The assertion of the IS7816[BWT] bit will result in the generation of an interrupt.
4 INITDE	Initial Character Detected Interrupt Enable 0 The assertion of the IS7816[INITD] bit will not result in the generation of an interrupt. 1 The assertion of the IS7816[INITD] bit will result in the generation of an interrupt.
3 Reserved	This read-only field is reserved and always has the value zero.
2 GTVE	Guard Timer Violated Interrupt Enable 0 The assertion of the IS7816[GTV] bit will not result in the generation of an interrupt. 1 The assertion of the IS7816[GTV] bit will result in the generation of an interrupt.

Table continues on the next page...

**UARTx\_IE7816 field descriptions (continued)**

Field	Description
1 TXTE	Transmit Threshold Exceeded Interrupt Enable  0 The assertion of the IS7816[TXT] bit will not result in the generation of an interrupt. 1 The assertion of the IS7816[TXT] bit will result in the generation of an interrupt.
0 RXTE	Receive Threshold Exceeded Interrupt Enable  0 The assertion of the IS7816[RXT] bit will not result in the generation of an interrupt. 1 The assertion of the IS7816[RXT] bit will result in the generation of an interrupt.

**57.3.25 UART 7816 Interrupt Status Register (UARTx\_IS7816)**

The IS7816 register provides a mechanism to read and clear the interrupt flags. All flags/interrupts are cleared by writing a "1" to the bit location. Writing a "0" has no effect. All bits are "sticky", meaning they only indicate that the flag condition occurred since the last time the bit was cleared not that the condition currently exists. The status flags are set regardless of if the corresponding bit in the IC7816 is set or cleared, the IC7816 only controls if a interrupt is issued to the host processor. This register is specific to 7816 functionality and the values in this register have no affect on UART operation and should be ignored if 7816E is not set/enabled. This register may be read or written at anytime.

Addresses: UART0\_IS7816 is 4006\_A000h base + 1Ah offset = 4006\_A01Ah

UART1\_IS7816 is 4006\_B000h base + 1Ah offset = 4006\_B01Ah

UART2\_IS7816 is 4006\_C000h base + 1Ah offset = 4006\_C01Ah

UART3\_IS7816 is 4006\_D000h base + 1Ah offset = 4006\_D01Ah

UART4\_IS7816 is 400E\_A000h base + 1Ah offset = 400E\_A01Ah

UART5\_IS7816 is 400E\_B000h base + 1Ah offset = 400E\_B01Ah

Bit	7	6	5	4	3	2	1	0
Read	WT	CWT	BWT	INITD	0	GTV	TXT	RXT
Write								
Reset	0	0	0	0	0	0	0	0

**UARTx\_IS7816 field descriptions**

Field	Description
7 WT	Wait Timer Interrupt  This flag indicates that the wait time, the time between the leading edge of a character being transmitted and the leading edge of the next response character has exceeded the programmed value. This flag only asserts when C7816[TTYTYPE] = 0. This interrupt is cleared by writing `1'.  0 Wait time (WT) has not been violated. 1 Wait time (WT) has been violated.

*Table continues on the next page...*

## UARTx\_IS7816 field descriptions (continued)

Field	Description
6 CWT	<p>Character Wait Timer Interrupt</p> <p>This flag indicates that the character wait time, the time between the leading edges of two consecutive characters in a block has exceed the prograded value. This flag only asserts when C7816[TTYTYPE] = 1. This interrupt is cleared by writing `1'.</p> <p>0 Character wait time (CWT) has not been violated. 1 Character wait time (CWT) has been violated.</p>
5 BWT	<p>Block Wait Timer Interrupt</p> <p>This flag indicates that the block wait time, the time between the leading edge of first received character of a block and the leading edge of the last character the previously transmitted block. This flag only asserts when C7816[TTYTYPE] = 1. This interrupt is cleared by writing '1'.</p> <p>0 Block wait time (BWT) has not been violated. 1 Block wait tTime (BWT) has been violated.</p>
4 INITD	<p>Initial Character Detected Interrupt</p> <p>This flag indicates that a valid initial character was received. This interrupt is cleared by writing `1'.</p> <p>0 A valid initial character has not been received. 1 A valid initial character has been received.</p>
3 Reserved	This read-only field is reserved and always has the value zero.
2 GTV	<p>Guard Timer Violated Interrupt</p> <p>This flag indicates that one or more of the character guard time, block guard time or guard time were violated. This interrupt is cleared by writing `1'.</p> <p>0 A guard time (GT, CGT or BGT) has not been violated. 1 A guard time (GT, CGT or BGT) has been violated.</p>
1 TXT	<p>Transmit Threshold Exceeded Interrupt</p> <p>This flag indicates that the transmit NACK threshold has been exceeded as indicated by the ET7816[TXTHRESHOLD] field. Regardless if this flag is set, the UART will continue to retransmit indefinitely. This flag only asserts when C7816[TTYTYPE] = 0. If 7816E is cleared/disabled, ANACK is cleared/disabled, C2[TE] is cleared/disabled, C7816[TTYTYPE] = 1 or packet is transferred without receiving a NACK the internal NACK detection counter is cleared and the count restarts from zero on the next received NACK. This interrupt is cleared by writing `1'.</p> <p>0 The number of retries and corresponding NACKS does not exceed the value in the ET7816[TXTHRESHOLD] field. 1 The number of retries and corresponding NACKS exceeds the value in the ET7816[TXTHRESHOLD] field.</p>
0 RXT	<p>Receive Threshold Exceeded Interrupt</p> <p>This flag indicates that there were more than ET7816[RXTHRESHOLD] consecutive NACKS generated in response to parity errors on received data. This flag requires ANACK to be set. Additionally, this flag only asserts when C7816[TTYTYPE] = 0. Clearing this bit also resets the counter keeping track of consecutive NACKS. The UART will continue to attempt to receive data regardless of if this flag is set. If 7816E is cleared/disabled, RE is cleared/disabled, C7816[TTYTYPE] = 1 or packet is received without needing to</p>

Table continues on the next page...

**UARTx\_IS7816 field descriptions (continued)**

Field	Description
	issue a NACK, the internal NACK detection counter is cleared and the count restarts from zero on the next transmitted NACK. This interrupt is cleared by writing `1'.
0	The number of consecutive NACKS generated as a result of parity errors and buffer overruns is less than or equal to the value in ET7816[RXTHRESHOLD].
1	The number of consecutive NACKS generated as a result of parity errors and buffer overruns is greater than the value in ET7816[RXTHRESHOLD].

**57.3.26 UART 7816 Wait Parameter Register (UARTx\_WP7816T0)**

The WP7816 register contains constants used in the generation of various wait timer counters. To save register space this register is used differently when C7816[TTYTYPE] = 0 and C7816[TTYTYPE] = 1. This register may be read at anytime. This register must only be written when C7816[ISO\_7816E] is not set.

Addresses: UART0\_WP7816T0 is 4006\_A000h base + 1Bh offset = 4006\_A01Bh  
 UART1\_WP7816T0 is 4006\_B000h base + 1Bh offset = 4006\_B01Bh  
 UART2\_WP7816T0 is 4006\_C000h base + 1Bh offset = 4006\_C01Bh  
 UART3\_WP7816T0 is 4006\_D000h base + 1Bh offset = 4006\_D01Bh  
 UART4\_WP7816T0 is 400E\_A000h base + 1Bh offset = 400E\_A01Bh  
 UART5\_WP7816T0 is 400E\_B000h base + 1Bh offset = 400E\_B01Bh

Bit	7	6	5	4	3	2	1	0
Read	WI							
Write	WI							
Reset	0	0	0	0	1	0	1	0


**UARTx\_WP7816T0 field descriptions**

Field	Description
7–0 WI	Wait Timer Interrupt (C7816[TTYTYPE] = 0)  This value is used to calculate the value used for the WT counter. It represents a value between 1 and 255. The value of zero is not valid. This value is only used when C7816[TTYTYPE] = 0. See <a href="#">Wait time and guard time parameters</a> .

### 57.3.27 UART 7816 Wait Parameter Register (UARTx\_WP7816T1)

The WP7816 register contains constants used in the generation of various wait timer counters. To save register space this register is used differently when C7816[TTYTYPE] = 0 and C7816[TTYTYPE] = 1. This register maybe read at anytime. This register must only be written when C7816[ISO\_7816E] is not set.

Addresses: UART0\_WP7816T1 is 4006\_A000h base + 1Bh offset = 4006\_A01Bh  
 UART1\_WP7816T1 is 4006\_B000h base + 1Bh offset = 4006\_B01Bh  
 UART2\_WP7816T1 is 4006\_C000h base + 1Bh offset = 4006\_C01Bh  
 UART3\_WP7816T1 is 4006\_D000h base + 1Bh offset = 4006\_D01Bh  
 UART4\_WP7816T1 is 400E\_A000h base + 1Bh offset = 400E\_A01Bh  
 UART5\_WP7816T1 is 400E\_B000h base + 1Bh offset = 400E\_B01Bh



**UARTx\_WP7816T1 field descriptions**

Field	Description
7-4 CWI	Character Wait Time Integer (C7816[TTYTYPE] = 1)  This value is used to calculate the value used for the CWT counter. It represents a value between 0 and 15. This value is only used when C7816[TTYTYPE] = 1. See <a href="#">Wait time and guard time parameters</a> .
3-0 BWI	Block Wait Time Integer(C7816[TTYTYPE] = 1)  This value is used to calculate the value used for the BWT counter. It represent a value between 0 and 15. This value is only used when C7816[TTYTYPE] = 1. See <a href="#">Wait time and guard time parameters</a> .

### 57.3.28 UART 7816 Wait N Register (UARTx\_WN7816)

The WN7816 register contains a parameter that is used in the calculation of the guard time counter. This register may be read at anytime. This register must only be written when C7816[ISO\_7816E] is not set.

Addresses: UART0\_WN7816 is 4006\_A000h base + 1Ch offset = 4006\_A01Ch


UART1\_WN7816 is 4006\_B000h base + 1Ch offset = 4006\_B01Ch

UART2\_WN7816 is 4006\_C000h base + 1Ch offset = 4006\_C01Ch

UART3\_WN7816 is 4006\_D000h base + 1Ch offset = 4006\_D01Ch

UART4\_WN7816 is 400E\_A000h base + 1Ch offset = 400E\_A01Ch

UART5\_WN7816 is 400E\_B000h base + 1Ch offset = 400E\_B01Ch



**UARTx\_WN7816 field descriptions**

Field	Description
7-0 GTN	Guard Band N  This register field defines a parameter used in the calculation of GT, CGT and BGT counters. The value represents an integer number 0-255. See <a href="#">Wait time and guard time parameters</a> .

### 57.3.29 UART 7816 Wait FD Register (UARTx\_WF7816)

The WF7816 contains parameters that are used in the generation of various counters including GT, CGT, BGT, WT and BWT. This register may be read from at anytime. This register must only be written to when C7816[ISO\_7816E] is not set.

Addresses: UART0\_WF7816 is 4006\_A000h base + 1Dh offset = 4006\_A01Dh


UART1\_WF7816 is 4006\_B000h base + 1Dh offset = 4006\_B01Dh

UART2\_WF7816 is 4006\_C000h base + 1Dh offset = 4006\_C01Dh

UART3\_WF7816 is 4006\_D000h base + 1Dh offset = 4006\_D01Dh

UART4\_WF7816 is 400E\_A000h base + 1Dh offset = 400E\_A01Dh

UART5\_WF7816 is 400E\_B000h base + 1Dh offset = 400E\_B01Dh



### UARTx\_WF7816 field descriptions

Field	Description
7–0 GTFD	<p>FD Multiplier</p> <p>This field is used as another multiplier in the calculation of WT and BWT. This values represents a number between 1 and 255. The value of 0 is invalid. This value is NOT used in baud rate generation. See <a href="#">Wait time and guard time parameters</a> and <a href="#">Baud rate generation</a>.</p>

### 57.3.30 UART 7816 Error Threshold Register (UARTx\_ET7816)

The ET7816 register contains fields that determine the number of NACKs that must be received or transmitted before the host processor is notified. This register may be read at anytime. This register must only be written when C7816[ISO\_7816E] is not set.

Addresses: UART0\_ET7816 is 4006\_A000h base + 1Eh offset = 4006\_A01Eh

UART1\_ET7816 is 4006\_B000h base + 1Eh offset = 4006\_B01Eh

UART2\_ET7816 is 4006\_C000h base + 1Eh offset = 4006\_C01Eh

UART3\_ET7816 is 4006\_D000h base + 1Eh offset = 4006\_D01Eh

UART4\_ET7816 is 400E\_A000h base + 1Eh offset = 400E\_A01Eh

UART5\_ET7816 is 400E\_B000h base + 1Eh offset = 400E\_B01Eh

Bit	7	6	5	4	3	2	1	0
Read	TXTHRESHOLD				RXTHRESHOLD			
Write								
Reset	0	0	0	0	0	0	0	0

### UARTx\_ET7816 field descriptions

Field	Description
7–4 TXTHRESHOLD	<p>Transmit NACK Threshold</p> <p>The value written to this field indicates the maximum number of failed attempts (NACKs) a transmitted character can have before the host processor is notified. Meaning a value of 0 will always result in TXT asserting on the first NACK that is received. A value of 1 will result in TXT being asserted on the second NACK that is received. This field is only meaningful when C7816[TTYTYPE] = 0 and C7816[ANACK] = 1. The value read from this field represents the number of consecutive NACKs that have been received since the last successful transmission. This counter saturates at 4'hF and does not wrap around. Regardless of how many NACKs that are received, the UART will continue to retransmit indefinitely. This flag only asserts when C7816[TTYTYPE] = 0. For additional information see the IS7816[TXT] bit description.</p>
3–0 RXTHRESHOLD	<p>Receive NACK Threshold</p> <p>The value written to this field indicates the maximum number of consecutive NACKs generated as a result of a parity error or receiver buffer overruns before the host processor is notified. Once the counter exceeds that value in the field the IS7816[RXT] will be asserted. This field is only meaningful when C7816[TTYTYPE] = 0. The value read from this field represents the number of consecutive NACKs that have been transmitted since the last successful reception. This counter saturates at 4'hF and does not wrap around. Regardless of the number of NACKs sent, the UART will continue to receive valid packets indefinitely. For additional information see IS7816[RXT] bit description.</p>

### 57.3.31 UART 7816 Transmit Length Register (UARTx\_TL7816)

The TL7816 register is used to indicate how many characters are contained in the block being transmitted. This register is only used when C7816[TTYTYPE] = 1. This register may be read at anytime. This register should only be written when C2[TE] is not enabled.

Addresses: UART0\_TL7816 is 4006\_A000h base + 1Fh offset = 4006\_A01Fh

UART1\_TL7816 is 4006\_B000h base + 1Fh offset = 4006\_B01Fh

UART2\_TL7816 is 4006\_C000h base + 1Fh offset = 4006\_C01Fh

UART3\_TL7816 is 4006\_D000h base + 1Fh offset = 4006\_D01Fh

UART4\_TL7816 is 400E\_A000h base + 1Fh offset = 400E\_A01Fh

UART5\_TL7816 is 400E\_B000h base + 1Fh offset = 400E\_B01Fh

Bit	7	6	5	4	3	2	1	0
Read	TLEN							
Write	TLEN							
Reset	0	0	0	0	0	0	0	0

#### UARTx\_TL7816 field descriptions

Field	Description
7-0 TLEN	<p>Transmit Length</p> <p>This value plus 4 indicates the number of characters contained in the block being transmitted. This register is automatically decremented by 1 for each character in the information field portion of the block. Additionally, this register is automatically decremented by 1 for the first character of a CRC in the epilogue field. Hence, this register should be programmed with the number of bytes in the data packet if a LRC is being transmitted, and the number of bytes + 1 if a CRC is being transmitted. This register is not decremented for characters that are assumed to be part of the Prologue field (first three characters transmitted in a block) or the LRC or last CRC character in the Epilogue field (last character transmitted). This field should only be programmed or adjusted when C2[TE] is cleared.</p>

### 57.3.32 UART CEA709.1-B Control Register 6 (UARTx\_C6)

Addresses: UART0\_C6 is 4006\_A000h base + 21h offset = 4006\_A021h

UART1\_C6 is 4006\_B000h base + 21h offset = 4006\_B021h

UART2\_C6 is 4006\_C000h base + 21h offset = 4006\_C021h

UART3\_C6 is 4006\_D000h base + 21h offset = 4006\_D021h

UART4\_C6 is 400E\_A000h base + 21h offset = 400E\_A021h

UART5\_C6 is 400E\_B000h base + 21h offset = 400E\_B021h


Bit	7	6	5	4	3	2	1	0
Read	EN709	TX709	CE	CP	0			
Write								
Reset	0	0	0	0	0	0	0	0

**UARTx\_C6 field descriptions**

Field	Description
7 EN709	EN709 This register is used to enable the CEA709.1-B feature.  0 CEA709.1-B is disabled. 1 CEA709.1-B is enabled
6 TX709	CEA709.1-B Transmit Enable This register is used to start CEA709.1-B transmission.  0 CEA709.1-B transmitter is disabled. 1 CEA709.1-B transmitter is enabled.
5 CE	Collision Enable This bit enables the collision detect functionality.  0 Collision detect feature is disabled. 1 Collision detect feature is enabled.
4 CP	Collision Signal Polarity This bit indicates the polarity of collision signal.  0 Collision signal is active low. 1 Collision signal is active high.
3-0 Reserved	This read-only field is reserved and always has the value zero.

**57.3.33 UART CEA709.1-B Packet Cycle Time Counter High (UARTx\_PCTH)**

Addresses: UART0\_PCTH is 4006\_A000h base + 22h offset = 4006\_A022h  
 UART1\_PCTH is 4006\_B000h base + 22h offset = 4006\_B022h  
 UART2\_PCTH is 4006\_C000h base + 22h offset = 4006\_C022h  
 UART3\_PCTH is 4006\_D000h base + 22h offset = 4006\_D022h  
 UART4\_PCTH is 400E\_A000h base + 22h offset = 400E\_A022h  
 UART5\_PCTH is 400E\_B000h base + 22h offset = 400E\_B022h



**UARTx\_PCTH field descriptions**

Field	Description
7–0 PCTH	<p>Packet Cycle Time Counter High</p> <p>This register indicates the most significant byte of maximum period after the line code violation for which the bus could remain idle without decrementing back log count. If the time elapsed after line code violation is greater than packet cycle timer then packet cycle timer expired interrupt is generated. It is measured in terms of bit times, i.e the time that it takes for a single bit or one differential Manchester symbol to be transmitted. This is medium dependent and hence does not usually require adjustment and is programmed only once.</p>

**57.3.34 UART CEA709.1-B Packet Cycle Time Counter Low (UARTx\_PCTL)**

Addresses: UART0\_PCTL is 4006\_A000h base + 23h offset = 4006\_A023h

UART1\_PCTL is 4006\_B000h base + 23h offset = 4006\_B023h

UART2\_PCTL is 4006\_C000h base + 23h offset = 4006\_C023h

UART3\_PCTL is 4006\_D000h base + 23h offset = 4006\_D023h

UART4\_PCTL is 400E\_A000h base + 23h offset = 400E\_A023h

UART5\_PCTL is 400E\_B000h base + 23h offset = 400E\_B023h


Bit	7	6	5	4	3	2	1	0
Read	PCTL							
Write								
Reset	0	0	0	0	0	0	0	0

**UARTx\_PCTL field descriptions**

Field	Description
7–0 PCTL	<p>Packet Cycle Time Counter Low</p> <p>This register indicates the least significant byte of maximum period after the line code violation for which the bus could remain idle without decrementing back log count. If the time elapsed after line code violation is greater than packet cycle timer, then packet cycle timer expired interrupt is generated. It is measured in terms of bit times, i.e the time that it takes for a single bit or one Differential Manchester symbol to be transmitted. This is medium dependent and hence does not usually require adjustment and is programmed only once.</p>

### 57.3.35 UART CEA709.1-B Beta1 Timer (UARTx\_B1T)

Addresses: UART0\_B1T is 4006\_A000h base + 24h offset = 4006\_A024h  
 UART1\_B1T is 4006\_B000h base + 24h offset = 4006\_B024h  
 UART2\_B1T is 4006\_C000h base + 24h offset = 4006\_C024h  
 UART3\_B1T is 4006\_D000h base + 24h offset = 4006\_D024h  
 UART4\_B1T is 400E\_A000h base + 24h offset = 400E\_A024h  
 UART5\_B1T is 400E\_B000h base + 24h offset = 400E\_B024h




**UARTx\_B1T field descriptions**

Field	Description
7-0 B1T	Beta1 Timer  Beta1 delay is a value that is system dependent and usually does not require adjustment. It is programmed only once and measured in bit times.

### 57.3.36 UART CEA709.1-B Secondary Delay Timer High (UARTx\_SDTH)

Addresses: UART0\_SDTH is 4006\_A000h base + 25h offset = 4006\_A025h  
 UART1\_SDTH is 4006\_B000h base + 25h offset = 4006\_B025h  
 UART2\_SDTH is 4006\_C000h base + 25h offset = 4006\_C025h  
 UART3\_SDTH is 4006\_D000h base + 25h offset = 4006\_D025h  
 UART4\_SDTH is 400E\_A000h base + 25h offset = 400E\_A025h  
 UART5\_SDTH is 400E\_B000h base + 25h offset = 400E\_B025h



**UARTx\_SDTH field descriptions**

Field	Description
7-0 SDTH	Secondary Delay Timer High  This is the most significant byte of the secondary delay timer and is set by software. This is generally a variable value that must be set for each data message to be transmitted. It is measured in bit times, i.e. the time that it takes for a single bit or one differential Manchester symbol to be transmitted. This value

## UARTx\_SDTH field descriptions (continued)

Field	Description
	must be between 0 and $(BL * Wbase) + (PrioritySlots - 1)$ , Beta2 timeslots. A value of zero indicates that the queued packet will be sent immediately upon expiration of the beta1 timer.

### 57.3.37 UART CEA709.1-B Secondary Delay Timer Low (UARTx\_SDTL)

Addresses: UART0\_SDTL is 4006\_A000h base + 26h offset = 4006\_A026h


UART1\_SDTL is 4006\_B000h base + 26h offset = 4006\_B026h

UART2\_SDTL is 4006\_C000h base + 26h offset = 4006\_C026h

UART3\_SDTL is 4006\_D000h base + 26h offset = 4006\_D026h

UART4\_SDTL is 400E\_A000h base + 26h offset = 400E\_A026h

UART5\_SDTL is 400E\_B000h base + 26h offset = 400E\_B026h



#### UARTx\_SDTL field descriptions

Field	Description
7-0 SDTL	<p>Secondary Delay Timer Low</p> <p>This is the least significant byte of the secondary delay timer and is set by software. This is generally a variable value that must be set for each data message to be transmitted. It is measured in bit times i.e. the time that it takes for a single bit or one Differential Manchester symbol to be transmitted. This value must be between 0 and <math>(BL * Wbase) + (PrioritySlots - 1)</math>, Beta2 timeslots. A value of zero indicates that the queued packet will be sent immediately upon expiration of the beta1 timer.</p>

### 57.3.38 UART CEA709.1-B Preamble (UARTx\_PRE)

Addresses: UART0\_PRE is 4006\_A000h base + 27h offset = 4006\_A027h


UART1\_PRE is 4006\_B000h base + 27h offset = 4006\_B027h

UART2\_PRE is 4006\_C000h base + 27h offset = 4006\_C027h

UART3\_PRE is 4006\_D000h base + 27h offset = 4006\_D027h

UART4\_PRE is 400E\_A000h base + 27h offset = 400E\_A027h

UART5\_PRE is 400E\_B000h base + 27h offset = 400E\_B027h




### UARTx\_PRE field descriptions

Field	Description
7-0 PREAMBLE	CEA709.1-B Preamble Register  The number of bit-sync characters that occurs prior to the byte-sync character when preamble is transmitted.  <b>NOTE:</b> The minimum preamble length supported by twisted pair wire is 4-bit sync fields.

### 57.3.39 UART CEA709.1-B Transmit Packet Length (UARTx\_TPL)

Addresses: UART0\_TPL is 4006\_A000h base + 28h offset = 4006\_A028h  
 UART1\_TPL is 4006\_B000h base + 28h offset = 4006\_B028h  
 UART2\_TPL is 4006\_C000h base + 28h offset = 4006\_C028h  
 UART3\_TPL is 4006\_D000h base + 28h offset = 4006\_D028h  
 UART4\_TPL is 400E\_A000h base + 28h offset = 400E\_A028h  
 UART5\_TPL is 400E\_B000h base + 28h offset = 400E\_B028h




### UARTx\_TPL field descriptions

Field	Description
7-0 TPL	Transmit Packet Length Register  Length of the data packet in bytes that is transmitted by CEA709.1-B transmitter. This includes CRC packet as well.

### 57.3.40 UART CEA709.1-B Interrupt Enable Register (UARTx\_IE)

Addresses: UART0\_IE is 4006\_A000h base + 29h offset = 4006\_A029h  
 UART1\_IE is 4006\_B000h base + 29h offset = 4006\_B029h  
 UART2\_IE is 4006\_C000h base + 29h offset = 4006\_C029h  
 UART3\_IE is 4006\_D000h base + 29h offset = 4006\_D029h  
 UART4\_IE is 400E\_A000h base + 29h offset = 400E\_A029h  
 UART5\_IE is 400E\_B000h base + 29h offset = 400E\_B029h




## UARTx\_IE field descriptions

Field	Description
7 Reserved	This read-only field is reserved and always has the value zero.
6 WBEIE	Wbase Expired Interrupt Enable Interrupt enable for Wbase expired flag.  0 Interrupt is disabled. 1 Interrupt is enabled.
5 ISDIE	Initial Sync Detection Interrupt Enable Interrupt enable for initial synchronization detection flag.  <b>NOTE:</b> This bit cannot be cleared except by disabling CEA709. Therefore, the ISDIE bit should be cleared when the first initial sync detection interrupt occurs. If the ISD interrupt is not disabled in the interrupt handler, then user will end up getting interrupts continuously.  0 Interrupt is disabled. 1 Interrupt is enabled.
4 PRXIE	Packet Received Interrupt Enable Interrupt enable for packet received flag.  0 Interrupt is disabled. 1 Interrupt is enabled.
3 PTXIE	Packet Transmitted Interrupt Enable Interrupt enable for packet transmitted flag.  0 Interrupt is disabled. 1 Interrupt is enabled.
2 PCTEIE	Packet Cycle Timer Interrupt Enable Interrupt enable for packet cycle time expired flag.  0 Interrupt is disabled. 1 Interrupt is enabled.
1 PSIE	Preamble Start Interrupt Enable Interrupt enable for preamble start flag.  0 Interrupt is disabled. 1 Interrupt is enabled.
0 TXFIE	Transmission Fail Interrupt Enable Interrupt enable for transmission fail flag.  0 Interrupt is disabled. 1 Interrupt is enabled.

### 57.3.41 UART CEA709.1-B WBASE (UARTx\_WB)

Addresses: UART0\_WB is 4006\_A000h base + 2Ah offset = 4006\_A02Ah  
 UART1\_WB is 4006\_B000h base + 2Ah offset = 4006\_B02Ah  
 UART2\_WB is 4006\_C000h base + 2Ah offset = 4006\_C02Ah  
 UART3\_WB is 4006\_D000h base + 2Ah offset = 4006\_D02Ah  
 UART4\_WB is 400E\_A000h base + 2Ah offset = 400E\_A02Ah  
 UART5\_WB is 400E\_B000h base + 2Ah offset = 400E\_B02Ah




**UARTx\_WB field descriptions**

Field	Description
7-0 WBASE	CEA709.1-B WBASE register  WBase is the size of the basic randomizing window in bit periods after beta1 time period.

### 57.3.42 UART CEA709.1-B Status Register (UARTx\_S3)

Addresses: UART0\_S3 is 4006\_A000h base + 2Bh offset = 4006\_A02Bh  
 UART1\_S3 is 4006\_B000h base + 2Bh offset = 4006\_B02Bh  
 UART2\_S3 is 4006\_C000h base + 2Bh offset = 4006\_C02Bh  
 UART3\_S3 is 4006\_D000h base + 2Bh offset = 4006\_D02Bh  
 UART4\_S3 is 400E\_A000h base + 2Bh offset = 400E\_A02Bh  
 UART5\_S3 is 400E\_B000h base + 2Bh offset = 400E\_B02Bh



**UARTx\_S3 field descriptions**

Field	Description
7 PEF	Preamble Error Flag  This flag indicates that received preamble is in error. If the received preamble length is greater than or less than the transmit preamble length, the preamble error flag is asserted. This flag is cleared by writing '1'.

*Table continues on the next page...*

**UARTx\_S3 field descriptions (continued)**

Field	Description
	0 Preamble is correct. 1 Preamble is in error.
6 WBEF	Wbase Expired Flag  This flag indicates that Wbase time period has been expired after Beta1 time slots. This flag is cleared by writing `1'.  0 Wbase time period is not expired. 1 Wbase time period has been expired after beta1 time slots.
5 ISD	Initial Sync Detect  This flag indicates that initially a valid one and a line code violation is detected. This flag is cleared by deasserting EN709 bit.  0 Initial sync is not detected. 1 Initial sync is detected.
4 PRXF	Packet Received Flag  This flag indicates that complete packet is received. This flag is cleared by writing `1'.  0 Packet is not received. 1 Packet is received.
3 PTXF	Packet Transmitted Flag  This flag indicates that complete packet is transmitted. This flag is cleared by writing `1'. In case TX packet gets aborted due to fifo becoming empty or overflow, packet transmitted flag will still be generated.  0 Packet transmission is not complete. 1 Packet transmission is complete.
2 PCTEF	Packet Cycle Timer Expired Flag  This flag indicates that packet cycle time period has been expired with no activity on the line. This flag is cleared by writing `1'.  0 Packet Cycle Time is not expired. 1 Packet cycle time is expired.
1 PSF	Preamble Start Flag  This flag indicates start of preamble while the packet is being transmitted. This flag is cleared by writing `1'.  0 Preamble start is not detected. 1 Preamble start is detected.
0 TXFF	Transmission Fail Flag  This flag indicates that transmission could not proceed. This flag is asserted when the packet is queued for transmission but before the random delay is expired an incoming receive packet is detected. This flag is also asserted while transmission when the TX fifo becomes empty or overflows. During these cases Line Code Violation is transmitted on TX line immediately after current byte or preamble transmission is finished, without waiting for completion of transmit packet length. If the transmission fail flag is asserted then TX709 bit of UART_C6 register is cleared. This flag is cleared by writing `1'.

*Table continues on the next page...*

**UARTx\_S3 field descriptions (continued)**

Field	Description
0	Transmission continues normally.
1	Transmission is failed.

**57.3.43 UART CEA709.1-B Status Register (UARTx\_S4)**

Addresses: UART0\_S4 is 4006\_A000h base + 2Ch offset = 4006\_A02Ch

UART1\_S4 is 4006\_B000h base + 2Ch offset = 4006\_B02Ch

UART2\_S4 is 4006\_C000h base + 2Ch offset = 4006\_C02Ch

UART3\_S4 is 4006\_D000h base + 2Ch offset = 4006\_D02Ch

UART4\_S4 is 400E\_A000h base + 2Ch offset = 400E\_A02Ch

UART5\_S4 is 400E\_B000h base + 2Ch offset = 400E\_B02Ch

Bit	7	6	5	4	3	2	1	0
Read	0			INITF	CDET		ILCV	FE
Write	[Shaded]				[Shaded]		[Shaded]	[Shaded]
Reset	0	0	0	0	0	0	0	0

**UARTx\_S4 field descriptions**

Field	Description
7-5 Reserved	This read-only field is reserved and always has the value zero.
4 INITF	Initial Synchronization Fail Flag  This bit indicates that initial synchronization is failed and the packet cycle time is expired after enabling EN709 register. This flag is cleared if EN709 is cleared.  0 Initial synchronization is not failed. 1 Initial synchronization is failed.
3-2 CDET	CDET  These bits indicates when the collision occurs during Transmission. This flag is cleared by writing 2'b11. If collision flag is not cleared by software and valid collision pulse is detected during some other phase of transmission, then collision flag will continue to indicate the previous value.  00 No collision. 01 Collision occurred during preamble. 10 Collision occurred during data. 11 Collision occurred during line code violation.
1 ILCV	Improper Line Code Violation  This flag indicates that Line Code violation received is not proper. This flag is cleared by writing `1'.  0 Line code violation received is proper. 1 Line code violation received is improper i.e less than 3-bit periods.

Table continues on the next page...

**UARTx\_S4 field descriptions (continued)**

Field	Description
0 FE	<p>Framing Error</p> <p>This flag indicates that received CEA709.1-B packet is finish at byte boundary. This flag is cleared by writing `1'.</p> <p>0 Received packet is byte bound. 1 Received packet is not byte bound.</p>

**57.3.44 UART CEA709.1-B Received Packet Length (UARTx\_RPL)**

Addresses: UART0\_RPL is 4006\_A000h base + 2Dh offset = 4006\_A02Dh


UART1\_RPL is 4006\_B000h base + 2Dh offset = 4006\_B02Dh

UART2\_RPL is 4006\_C000h base + 2Dh offset = 4006\_C02Dh

UART3\_RPL is 4006\_D000h base + 2Dh offset = 4006\_D02Dh

UART4\_RPL is 400E\_A000h base + 2Dh offset = 400E\_A02Dh


UART5\_RPL is 400E\_B000h base + 2Dh offset = 400E\_B02Dh

**UARTx\_RPL field descriptions**

Field	Description
7–0 RPL	<p>Received packet length</p> <p>This register field indicates the length of received packet in bytes. If the received packet is not byte aligned then the partial byte received is appended by zeros.</p>

### 57.3.45 UART CEA709.1-B Received Preamble Length (UARTx\_RPREL)

Addresses: UART0\_RPREL is 4006\_A000h base + 2Eh offset = 4006\_A02Eh  
 UART1\_RPREL is 4006\_B000h base + 2Eh offset = 4006\_B02Eh  
 UART2\_RPREL is 4006\_C000h base + 2Eh offset = 4006\_C02Eh  
 UART3\_RPREL is 4006\_D000h base + 2Eh offset = 4006\_D02Eh  
 UART4\_RPREL is 400E\_A000h base + 2Eh offset = 400E\_A02Eh  
 UART5\_RPREL is 400E\_B000h base + 2Eh offset = 400E\_B02Eh




**UARTx\_RPREL field descriptions**

Field	Description
7-0 RPREL	Received preamble length This register field indicates the number of bit sync fields received in the preamble.

### 57.3.46 UART CEA709.1-B Collision Pulse Width (UARTx\_CPW)

Addresses: UART0\_CPW is 4006\_A000h base + 2Fh offset = 4006\_A02Fh  
 UART1\_CPW is 4006\_B000h base + 2Fh offset = 4006\_B02Fh  
 UART2\_CPW is 4006\_C000h base + 2Fh offset = 4006\_C02Fh  
 UART3\_CPW is 4006\_D000h base + 2Fh offset = 4006\_D02Fh  
 UART4\_CPW is 400E\_A000h base + 2Fh offset = 400E\_A02Fh  
 UART5\_CPW is 400E\_B000h base + 2Fh offset = 400E\_B02Fh



**UARTx\_CPW field descriptions**

Field	Description
7-0 CPW	CEA709.1-B CPW register This register indicates the width of valid collision pulse in terms of IPG clock cycles.

### 57.3.47 UART CEA709.1-B Receive Indeterminate Time (UARTx\_RIDT)

Addresses: UART0\_RIDT is 4006\_A000h base + 30h offset = 4006\_A030h


UART1\_RIDT is 4006\_B000h base + 30h offset = 4006\_B030h

UART2\_RIDT is 4006\_C000h base + 30h offset = 4006\_C030h

UART3\_RIDT is 4006\_D000h base + 30h offset = 4006\_D030h

UART4\_RIDT is 400E\_A000h base + 30h offset = 400E\_A030h

UART5\_RIDT is 400E\_B000h base + 30h offset = 400E\_B030h



**UARTx\_RIDT field descriptions**

Field	Description
7-0 RIDT	CEA709.1-B Receive IDT Register  This register indicates the indeterminate time period after reception during which any activity on RX line will be discarded. Indeterminate time period value should be less than Beta1 timer value.

### 57.3.48 UART CEA709.1-B Transmit Indeterminate Time (UARTx\_TIDT)

Addresses: UART0\_TIDT is 4006\_A000h base + 31h offset = 4006\_A031h


UART1\_TIDT is 4006\_B000h base + 31h offset = 4006\_B031h

UART2\_TIDT is 4006\_C000h base + 31h offset = 4006\_C031h

UART3\_TIDT is 4006\_D000h base + 31h offset = 4006\_D031h

UART4\_TIDT is 400E\_A000h base + 31h offset = 400E\_A031h

UART5\_TIDT is 400E\_B000h base + 31h offset = 400E\_B031h



**UARTx\_TIDT field descriptions**

Field	Description
7-0 TIDT	CEA709.1-B Transmit IDT Register  This register indicates the indeterminate time period after transmission during which any activity on RX line will be discarded. Indeterminate time period value should be less than Beta1 timer value.

**UARTx\_TIDT field descriptions (continued)**

Field	Description
-------	-------------

## 57.4 Functional description

This section provides a complete functional description of the UART block.


The UART allows full duplex, asynchronous, NRZ serial communication between the CPU and remote devices, including other CPUs. The UART transmitter and receiver operate independently, although they use the same baud rate generator. The CPU monitors the status of the UART, writes the data to be transmitted, and processes received data.

### 57.4.1 CEA709.1-B

The UART provides support for CEA709.1-B, which is commonly used in building automation home networking, including all key building automation subsystems such as heating, ventilating, air-conditioning, lighting, security, fire detection, access control, and energy monitoring.

#### 57.4.1.1 CEA709.1-B packet cycle

The following figure illustrates the frame format and differential Manchester encoding. Differential Manchester encoding requires that each transmitted bit includes a clock transition at the start of the bit period. This allows synchronization with the receiver.



**Figure 57-337. Frame format with differential manchester encoding**

A logic zero is indicated with the presence of a transition in the middle of the bit period and a logic one is indicated by the absence of any transition. When transitions occur at the start of the bit time, polarity is arbitrary because the last bit of a transmission has no trailing clock edge. A transmitter will transmit a preamble at the beginning of a packet to

allow other nodes to synchronize their receiver clocks. The preamble comprises a bit-sync field followed by a byte-sync field. The bit-sync field is a series of differential Manchester logic ones and the byte-sync field is a single differential Manchester logic zero. The byte-sync field marks the end of the preamble and the start of the data field (MPDU/LPDU).


The transmitter terminates the packet by forcing the data output to be transitionless long enough for the receiver to recognize an invalid bit code. This signals the end of the packet. At the end of the packet transmission, the line must remain transitionless for three bit periods after the final clock transition.

The UART is responsible for providing the BitSync and ByteSync fields of the PPDU illustrated below. The layer two software manages all other encapsulating fields and provides these to the UART as part of the packet to be transmitted.



**Figure 57-338. Physical protocol data unit structure**

### 57.4.1.2 Packet cycle and delay calculations



**Figure 57-339. CEA709.1-B packet cycle**

Predictive p-persistent CSMA is a technique for collision avoidance that randomizes channel access using knowledge of predicted load. It manages software using data and events reported by the hardware.

Beta1 delay is a value set by the software. It is generally a fixed value that is system dependent and hence does not usually require adjustment. It is measured in bit times, that is, the time that it takes for a single bit to be transmitted or one differential Manchester symbol. Beta1 is defined by CEA/EIA-709 specification as:

$$\text{Beta1} > 1 \text{ bit time} + (2 \times T_{\text{aup}} + T_{\text{aum}})$$

Where  $T_{\text{aup}}$  is the physical propagation delay defined by the media length.

$T_{aum}$  is the detection and turn around-delay within the MAC sublayer; this is the period from the time the idle channel condition is detected, to the point when the first output transition appears on the output. On media where there is a carrier, this time must include the time between turning on the carrier, and it being asserted as a valid carrier on the medium.

The secondary delay timer is a value that is set by software. This is generally a variable value that must be set for each data message to be transmitted. It is measured in bit times, that is, the time that it takes for a single bit to be transmitted or one differential Manchester symbol. This value must be between 0 and  $(BL \times Wbase) + (PrioritySlots - 1) \times Beta2$  timeslots. A value of zero indicates that the queued packet for transmit is to be sent immediately upon expiration of the beta1 timer. According to the CEA/EIA-709 specification:

- BL is back log
- Wbase is 16 beta2 timeslots
- A priorityslot is the same amount of time as a beta2 timeslot
- $Beta2 > 2 \times T_{aup} + T_{aum}$

Priority slots are handled completely by software. When calculating the secondary delay timer value, the software must take into account any priority slot that is included in the design of the system.

Each node must maintain an estimation of the current channel backlog. Backlog calculation is managed by the layer two software. Initially, the backlog is set to one. The backlog is incremented on transmission by a value indicated in the frames backlog increment field.

The backlog decrements under the following conditions:

- On waiting to transmit: If Wbase randomizing slots go by without channel activity.
- On receive: If a packet is received with a backlog increment of 0.
- On transmit: If a packet is transmitted with a backlog increment of 0.
- On idle: If a packet cycle time expires without channel activity.

The following actions need to be completed when a frame is received to prepare an outgoing message for transmission after the channel becomes idle:

- CRC of incoming message needs to be verified by software.
- If the CRC is good, the BL is recalculated, otherwise BL remains the same.
- Transmit delay (secondary delay timer) is calculated and supplied to UART.

### 57.4.1.3 Clock resynchronization

The UART is transmitting on time base source. Hence, all receivers keep synchronization with the node that is transmitting and no clock resynchronization occurs in transmitting.

When the UART is receiving or waiting for the opportunity to transmit, clock resynchronization is vital. Since long streams of data are possible (up to 229 bytes + headers), there exists significant potential for nodes to wander regarding time reference over the course of the message. Thus, differential Manchester encoding (DME) is used. While DME requires twice the bandwidth of non-return to zero (NRZ) encoding schemes, it has the benefit of a guaranteed transition at the start of each bit transmitter with a transition occurring at the middle of the bit to encode a logic 0 or the lack of a transition at the middle of the bit time to encode a logic 1. By detecting the transition at the start of a bit period, the receiver is able to be resynthesized to the transmitter every bit period. Resynchronization can only occur after the node is already synchronized with the system. Additionally, for resynchronization to be effective, some basic assumptions regarding the system must be made:

1. Only a single channel sample may be in error (noise) over the entire bit (16 samples) period.
2. While a node is drifted from the system time base, with the resynchronization, the node will never be shifted by more than 2 data samples in a given bit period.
3. If multiple noise events have occurred, no action is taken.
4. If a single noise event occurred and it could be possible to uniquely identify the noise event then resynchronization takes place.

Starting at sample 15 (of the previous time bit period) five data samples are collected. The number, and location of the samples are key to decide if an adjustment in time base is required. Table below lists the possible values and the actions associated with each possibility. In the table, S means the data is the same as the logical value that was received in the second half of the previous bit period while D means that the sample is different from the logical value that was received in the second half of the previous bit period.

Sample Values (15,16,1,2,3)	Action / Event
SSSSS	No start of bit transition has been detected. Hence no adjustment to time base is made.
SSSSD	Either two (or more) error events occurred or the time base were off. In this case, the time base is slowed down by two. Sample 3 becomes sample 1. The next sample is treated as sample 2.
SSSDS	Either two (or more) error events occurred, time base were off along with noise occurrence or sample 2 is noise and there is no start of bit transition. Hence no adjustment to time base is made.

*Table continues on the next page...*

**Functional description**

Sample Values (15,16,1,2,3)	Action / Event
SSSDD	It is possible that either noise was received during sample 1 or the time base needs shifting. In this case the time base is slowed down by one. Sample 2 becomes sample 1, sample 3 becomes sample 2. The next sample is treated as sample 3.
SSDSS	It is most likely that sample 1 is noise and there is no start of bit transition. Hence no adjustment to time base is made.
SSDSD	It is possible that sample 1 is noise (and time base needs shifting by 2) or that sample 2 is noise. It is more likely that sample 2 is noise and hence no adjustment to time base is made.
SSDDS	It is most likely that sample 3 is noise, hence no adjustment to time base is made.
SSDDD	This is the expected case. Hence no adjustment to time base is made.
SDSSS	It is most likely that sample 16 is noise and there is no start of bit transition, hence no adjustment to time base is made.
SDSSD	Either multiple errors occurred or sample 16 is noise (and time base is off by 2). In this case, the time base is slowed down by two. Sample 3 becomes sample 1. The next sample is treated as sample 2.
SDSDS	In this case multiple errors have occurred. Hence no adjustment to time base is made.
SDSDD	In this case, there must either be multiple noise or one noise (at sample 16 or sample 1) with a time shift. Assuming that one noise occurred, it unclear what direction the time shift is. Hence no adjustment to time base is made.
SDDSS	In this case either multiple errors occurred, two (or more) noise or two (or more) noise and a time shift. The most likely case is that samples 16 and 1 are noise. Hence no adjustment to time base is made.
SDDSD	The most likely case is noise for sample 2 and a time shift. Hence the time base is sped up by one. Sample 16 becomes sample 1, sample 1 becomes sample 2, sample 2 becomes sample 3, sample 3 becomes sample 4 and the next sample taken is sample 5.
SDDDS	The most likely case is noise for sample 3 and a time shift. Hence the time base is sped up by one. Sample 16 becomes sample 1, sample 1 becomes sample 2, sample 2 becomes sample 3, sample 3 becomes sample 4 and the next sample taken is sample 5.
SDDDD	Either sample 16 is noise or the time base has shifted. In this case it is assumed that a time shift has occurred. Hence the time base is sped up by one. Sample 15 becomes sample 1, sample 1 becomes sample 2, sample 2 becomes sample 3, sample 3 becomes sample 4 and the next sample taken is sample 5.
DSSSS	It is most likely that sample 16 is noise and there is no start of bit transition, hence no adjustment to time base is made.


Table continues on the next page...

Sample Values (15,16,1,2,3)	Action / Event
DSSSD	It is most likely that sample 15 is noise along with time shift. In this case, the time base is slowed down by two. Sample 3 becomes sample 1. The next sample is treated as sample 2.
DSSDS	In this case multiple errors occurred. Hence no adjustment to time base is made
DSSDD	Either multiple errors occurred (possibly with time shift) or more likely sample 15 is noise. In this case the time base is slowed down by one. Sample 2 becomes sample 1, sample 3 becomes sample 2. The next sample is treated as sample 3.
DSDSS	In this case multiple errors occurred. Hence no adjustment to time base is made.
DSDSD	In this case multiple errors occurred. Hence no adjustment to time base is made.
DSDDS	In this case multiple errors occurred. Hence no adjustment to time base is made.
DSDDD	In this case either multiple errors occurred or sample 15 is noise and there is no start of bit transition. Hence no adjustment to time base is made.
DDSSS	In this case multiple errors occurred. It is most likely that samples 15 and 16 are noise. Hence no adjustment to time base is made.
DDSSD	In this case multiple errors occurred. Hence no adjustment to time base is made.
DDSDS	In this case multiple errors occurred. Hence no adjustment to time base is made.
DDSDD	It is most likely that sample 1 is noise. Hence the time base is sped up by two. Sample 15 becomes sample 1, sample 16 becomes sample 2, sample 1 becomes sample 3, sample 2 becomes sample 4, sample 3 becomes sample 5 and the next sample taken is sample 6.
DDDSS	In this case multiple errors occurred along with time shift. Hence no adjustment to time base is made.
DDDSD	It is most likely that sample 2 is noise. Hence the time base is sped up by two. Sample 15 Becomes sample 1, sample 16 becomes sample 2, sample 1 becomes sample 3, sample 2 becomes sample 4, sample 3 becomes sample 5 and the next sample taken is sample 6.
DDDDS	It is most likely that sample 3 is noise. Hence the time base is sped up by two. Sample 15 becomes sample 1, sample 16 becomes sample 2, sample 1 becomes sample 3, sample 2 becomes sample 4, sample 3 becomes sample 5 and the next sample taken is sample 6.
DDDDD	Either samples 15 and 16 are noise or more likely the time base has shifted. Hence the time base is sped up by two. Sample 15 becomes sample 1, sample 16 becomes sample 2, sample 1 becomes sample 3, sample 2 becomes sample 4, sample 3 becomes sample 5 and the next sample taken is sample 6.

### 57.4.1.4 Data sampling

The receiver samples the unsynchronized receiver input signal at the RT clock rate. The RT clock is an internal signal with a frequency 16 times the baud rate. To adjust for baud rate mismatch, the RT clock is re-synchronized after every bit.

To locate the start of preamble, data recovery logic does an asynchronous search for a logic 0 preceded by three logic 1s or logic 1 preceded by three logic 0s. When the falling edge or rising edge of a possible preamble bit occurs, the RT clock begins to count to 16.



**Figure 57-340. Receiver data sampling**

To verify the start bit and to detect noise, data recovery logic takes samples at RT3, RT5, and RT7. The following table summarizes the results of the preamble verification samples.

**Table 57-347. Preamble/ Data bit verification**

RT3, RT5, and RT7 samples	Preamble verification
000	Yes
001	Yes
010	Yes
011	No
100	Yes
101	No
110	No
111	No

If preamble verification is not successful, the RT clock is reset and a new search for a preamble begins.

To determine the value of a data bit, recovery logic takes samples at RT11, RT12, and RT13. The following table summarizes the results of the data bit samples. If the majority of RT11, RT12 and RT13 samples is same as majority of RT3, RT5 and RT7 samples then that bit detected is 1 else the data bit detected is 0.

**Table 57-348. Data bit recovery**

RT11, RT12, and RT13 samples	Data bit determination
000	0
001	0
010	0
011	1
100	0
101	1
110	1
111	1

To signify the end of a data packet, the transmitter causes a line-code violation to occur i.e the transmitter remains transitionless for at least 3-bit periods after the final clock transition, excluding the final data transition (if it exists). The receiver detects this violation. For the purpose of detecting a line-code violation, the receiver will monitor the channel to locate a series of 5 or 6 back-to-back half bit periods.

### 57.4.1.5 Initial clock synchronization

When operating with EN709 set, there are various times when initial clock synchronization is required. When the UART has just been enabled, there is clearly no system clock reference. Additionally, if a channel has remained idle for a significant period of time (such as the arbitration time between packets) substantial clock drift may have occurred in the system between nodes since there have been meaningful clock transitions on the channel to keep nodes synchronized. As such, after these events, the clock may require significant synchronization adjustment; this event is referred to as initial clock synchronization.

There are three situations that may occur when a node attempts to obtain initial clock synchronization.


1. The node enters the system while a data packet is being actively transmitted. B.
2. The node enters the system while there is no data packet being actively transmitted on the system. C.
3. The node is already in the system and initial clock synchronization is required due to the end of a packet occurring.

For case 1 and 2, it will implement the following procedure:

1. The UART attempts to identify a valid edge to synchronize with. 2.
2. While the UART attempts to locate a valid edge, it will also seek to identify a line-code violation of 8 back-to-back half bit time samples rather than the 6. It is not required to finish the current bit because the clock has not been synchronized. If the required line-code violation is detected, the beta1 delay timer will start and the UART will transit to case 3.
3. If an edge is determined to be valid, that node will consider itself synchronized but will not start receiving (or attempt to send data) until a line-code violation has been identified. 4.
4. If no valid edge is determined and meanwhile the packet cycle timer is expired, it is indicated to processor that initial synchronization is failed and the processor can choose to transmit the data.

For case 3, it will implement the following procedure:

1. Beta1 delay and secondary delay times increment as appropriate. (i.e. beta1 delay expires prior to the secondary delay timer starting).
2. While the timers are counting, the UART attempts to identify a valid edge.
3. If a valid edge is identified prior to the times expiring and data was queued to be transmitted, the transmission failure will assert and the clock will be considered synchronized. The incoming data packet will be received.
4. If a valid edge is NOT identified prior to the delay times expiring, and data is queued to be transmitted, the UART considers itself synchronized and start the preamble process.
5. If a valid edge is NOT identified prior to the delay time expiring, and data is not queued to be transmitted, the UART continues attempting to locate a valid edge using the same process and receives the incoming data packet like in step 3.



### 57.4.1.6 Priority packet pre-emption

The first data is fetched from the data buffer immediately after the preamble has completed. Hence, it is possible to decide which data is sent during transmission up until the completion of the preamble. This can be done in two different ways.

- The expected data to be transmitted can be written in to the data buffer prior to or shortly after the TE bit is enabled. In this case, the data will be ready prior to the start of the preamble period. If a high priority packet has been identified for immediate / preemptive transmission, software may flush the data buffer and put the new data into the data buffer. This new data must be put into the data buffer prior to the completion of the preamble. Likewise the transmit packet length register needs to be updated.
- Software can trigger data to be transmitted by asserting TE before the actual data has been placed in the data buffer. At the last possible moment software can write data into the data buffer and update the transmit packet length register. This occurs prior to the preamble completing. To assist in identifying how much time is left before the preamble completes, the preamble started interrupt is asserted when the UART starts transmitting the preamble.

#### NOTE

If the data buffer does not contain at least one byte of valid data and the transmit packet length register has been updated prior to

the preamble completing, an underflow event will occur and TXEN is de-asserted. The packet is terminated by transmitting line code violation.

### 57.4.1.7 Collision detection

Collision flag is detected only when device is transmitting if UARTx\_C6[CE] bit is asserted. The collision pulse is valid if it is asserted for CPW number of ipg clock cycles. If the collision signal is already asserted before the start of packet transmission then width of the collision pulse is calculated from the start of transmit packet as shown in figure below. If the collision signal is not cleared by the software by writing 11b, then flag will continue to retain previous value. Once the flag is cleared collision pulse width is again calculated and the flag is asserted if width is equal to or more than programmed CPW value.




Figure 57-341. Collision pulse detection

The collision signal is asynchronous to the ipg clk, hence the collision pulse of width exactly equal to CPW might not be detected correctly due to synchronization issue. Collision pulse visible to design might get decreased by one ipg clk cycle due to asynchronous nature of collision pulse.

## 57.4.2 Transmitter




Figure 57-342. Transmitter Block Diagram

### 57.4.2.1 Transmitter character length

The UART transmitter can accommodate either 8, 9, or 10-bit data characters. The state of the C1[M] and C1[PE] bits and the C4[M10] bit determine the length of data characters. When transmitting 9-bit data, bit C3[T8] is the ninth bit (bit 8).

### 57.4.2.2 Transmission bit order

When the S2[MSBF] bit is set, the UART automatically transmits the MSB of the data word as the first bit after the start bit. Likewise the LSB of the data word is transmitted immediately preceding the parity bit (or the stop bit if parity is not enabled). All necessary bit ordering is handled automatically by the module hence the format of the data written to the D register for transmission is completely independent of the S2[MSBF] setting.

### 57.4.2.3 Character transmission

To transmit data, the MCU writes the data bits to the UART transmit buffer using UART data registers (C3[T8]/D). Data in the transmit buffer is then in turn transferred to the transmitter shift register as needed. The transmit shift register then shifts a frame out through the transmit data output signal after it has prefaced it with any required start and stop bits. The UART data registers (C3[T8] and D) provide access to the transmit buffer structure.

The UART also sets a flag, the transmit data register empty flag (S1[TDRE]) and generates interrupt or DMA request (C5[TDMAS]), whenever the number of datawords in the transmit buffer is equal to or less than the value indicated by the TWFIFO[TXWATER]. The transmit driver routine may respond to this flag by writing additional datawords to the transmit buffer using (C3[T8]/D) as space permits.

See [Application information](#) for specific programming sequences.

Setting the C2[TE] bit automatically loads the transmit shift register with a preamble of 10 logic 1s (if C1[M] = 0), 11 logic 1s (if C1[M] = 1 and C4[M10] = 0), or 12 logic 1s (if C1[M] = 1, C4[M10] = 1, C1[PE] = 1). After the preamble shifts out, control logic transfers the data from the UART data register into the transmit shift register. The transmitter automatically transmits the correct start bit and stop bit before and after the dataword.

When C7816[ISO\_7816E] = 1 setting the C2[TE] bit does not result in a preamble being generated. The transmitter starts transmitting as soon as the corresponding guard time expires. When C7816[TTYTYPE] = 0 the value in GT is used, when C7816[TTYTYPE] = 1 the value BGT is used since it is assumed that the C2[TE] will remain asserted until the end of the block transfer. The C2[TE] bit is automatically cleared when in C7816[TTYTYPE] = 1 and the block being transmitted has been completed. When C7816[TTYTYPE] = 0, the transmitter listens for a NACK indication. If no NACK is received it is assumed that character was correctly received. If a NACK is received the transmitter will resend the data, assuming that the number of retries for that character (number of NACKs received) is less than or equal to the value in ET7816[TXTHRESHOLD].

Hardware supports odd or even parity. When parity is enabled, the bit immediately preceding the stop bit is the parity bit.

When the transmit shift register is not transmitting a frame, the transmit data output signal goes to the idle condition, logic 1. If at any time software clears the C2[TE] bit, the transmitter enable signal goes low and the transmit signal goes idle.

If software clears C2[TE] while a transmission is in progress, the character in the transmit shift register continues to shift out, provided S1[TC] flag was cleared during the data write sequence. To clear the S1[TC] flag, the S1 register must be read followed by a write to UARTx\_D register.

If the S1[TC] flag is cleared during character transmission and the C2[TE] bit is cleared, the transmission enable signal is deasserted at the completion of current frame. Following this, the transmit data out signal enters the idle state even if there is data pending in the UART transmit data buffer. To ensure that all the data written in the FIFO is transmitted on the link before clearing C2[TE], wait for the S1[TC] flag to set. Alternatively, the same can be achieved by setting TWFIFO[TXWATER] to 0x0 and waiting for S1[TDRE] to set.

#### 57.4.2.4 Transmitting break characters

Setting the C2[SBK] loads the transmit shift register with a break character. A break character contains all logic 0s and has no start, stop, or parity bit. Break character length depends on the C1[M] and C1[PE] bits, the S2[BRK13] bit, and the C4[M10] bit. Refer to the following table.

**Table 57-349. Transmit break character length**

S2[BRK13]	C1[M]	C4[M10]	C1[PE]	Bits transmitted
0	0	—	—	10
0	1	0	—	11
0	1	1	0	11
0	1	1	1	12
1	0	—	—	13
1	1	—	—	14

As long as C2[SBK] is set, transmitter logic continuously loads break characters into the transmit shift register. After software clears the C2[SBK] bit, the shift register finishes transmitting the last break character and then transmits at least one logic 1. The automatic logic 1 at the end of a break character guarantees the recognition of the start bit of the next character. Break bits are not supported when C7816[ISO\_7816E] is set/enabled.

**NOTE**

When queuing a break character, it will be transmitted following the completion of the data value currently being shifted out from the shift register. This means that if data is queued in the data buffer to be transmitted, the break character will preempt that queued data. The queued data will then be transmitted after the break character is complete.

**57.4.2.5 Idle characters**

An idle character contains all logic 1s and has no start, stop, or parity bit. Idle character length depends on the C1[M] and C1[PE] bits and the C4[M10] bit. The preamble is a synchronizing idle character that begins the first transmission initiated after setting the C2[TE] bit. When C7816[ISO\_7816E] is set/enabled, idle characters are not sent or detected. When data is not being transmitted the data I/O line is in an inactive state.

If the C2[TE] bit is cleared during a transmission, the transmit data output signal becomes idle after completion of the transmission in progress. Clearing and then setting the C2[TE] bit during a transmission queues an idle character to be sent after the dataword currently being transmitted.

**Note**

When queuing an idle character the idle character will be transmitted following the completion of the data value currently being shifted out from the shift register. This means that if data is queued in the data buffer to be transmitted, the idle character will preempt that queued data. The queued data will then be transmitted after the idle character is complete.

If the C2[TE] bit is cleared and the transmission is completed, the UART is not the master of the TXD pin.

**57.4.2.6 Hardware flow control**

The transmitter supports hardware flow control by gating the transmission with the value of  $\overline{\text{CTS}}$ . If the clear-to-send operation is enabled, the character is transmitted when  $\overline{\text{CTS}}$  is asserted. If  $\overline{\text{CTS}}$  is deasserted in the middle of a transmission with characters remaining in the receiver data buffer, the character in the shift register is sent and TXD remains in the mark state until  $\overline{\text{CTS}}$  is reasserted.

If the clear-to-send operation is disabled, the transmitter ignores the state of  $\overline{\text{CTS}}$ . Also, if the transmitter is forced to send a continuous low condition because it is sending a break character, the transmitter ignores the state of  $\overline{\text{CTS}}$  regardless of whether the clear-to-send operation is enabled.

The transmitter's  $\overline{\text{CTS}}$  signal can also be enabled even if the same UART receiver's  $\overline{\text{RTS}}$  signal is disabled.


### 57.4.2.7 Transceiver driver enable

The transmitter can use  $\overline{\text{RTS}}$  as an enable signal for the driver of an external transceiver, see [Transceiver driver enable using  \$\overline{\text{RTS}}\$](#)  for details. If the request-to-send operation is enabled, when a character is placed into an empty transmitter data buffer,  $\overline{\text{RTS}}$  asserts one bit time before the start bit is transmitted.  $\overline{\text{RTS}}$  remains asserted for the whole time that the transmitter data buffer has any characters.  $\overline{\text{RTS}}$  deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. Transmitting a break character also asserts  $\overline{\text{RTS}}$ , with the same assertion and deassertion timing as having a character in the transmitter data buffer.

The transmitter's  $\overline{\text{RTS}}$  signal only asserts when the transmitter is enabled. However, the transmitter's  $\overline{\text{RTS}}$  signal is unaffected by its  $\overline{\text{CTS}}$  signal.  $\overline{\text{RTS}}$  will remain asserted until the transfer is completed, even if the transmitter is disabled mid-way through a data transfer.

The following figure shows the functional timing information for the transmitter. Along with the actual character itself, TXD shows the start bit. The stop bit is also indicated, with a dashed line if necessary.

Functional description



1. Cn = transmit characters

**Figure 57-343. Transmitter RTS and CTS timing diagram**

### 57.4.3 Receiver




Figure 57-344. UART receiver block diagram

#### 57.4.3.1 Receiver character length

The UART receiver can accommodate 8-, 9-, or 10-bit data characters. The states of the C1[M] and C1[PE] bits and the C4[M10] bit determine the length of data characters. When receiving 9 or 10-bit data, bit C3[R8] is the ninth bit (bit 8).

#### 57.4.3.2 Receiver bit ordering

When the S2[MSBF] bit is set, the receiver operates such that the first bit received after the start bit is the MSB of the data word. Likewise the bit received immediately preceding the parity bit (or the stop bit if parity is not enabled) is treated as the LSB for

the data word. All necessary bit ordering is handled automatically by the module hence the format of the data read from receive data buffer is completely independent of the S2[MSBF] setting.

### **57.4.3.3 Character reception**

During UART reception, the receive shift register shifts a frame in from the unsynchronized receiver input signal. After a complete frame shifts into the receive shift register, the data portion of the frame transfers to the UART receive buffer. Additionally, the noise and parity error flags that are calculated during the receive process are also captured in the UART receive buffer. The receive data buffer is accessible via the D and C3[T8] registers. Additional received information flags regarding the receive dataword can be read in ED register. The S1[RDRF] flag is set if the number of resulting datawords in the receive buffer is equal to or greater than the number indicated by RWFIFO[RXWATER]. If the C2[RIE] is also set, the RDRF flag generates an RDRF interrupt request. Alternatively, by programming the C5[RDMAS] bit correctly a DMA request can be generated.

When 7816E is set/enabled and C7816[TTYPE] = 0, character reception operates slightly differently. Upon receipt of the parity bit, the validity of the parity bit is checked. If C7816[ANACK] is set and the parity check fails or if INIT and the received character is not a valid initial character, then a NACK is sent by the receiver. If the number of consecutive receive errors exceeds the threshold set by ET7816[RXTHRESHOLD] then the IS7816[RXT] flag is set and an interrupt generated if IE7816[RXTE] is set. If an error is detected (parity or invalid initial character) the data is NOT transferred from the receive shift register to the receive buffer. Instead, the data is overwritten by the next incoming data.

When the C7816[ISO\_7816E] is set/enabled and C7816[ONACK] is set/enabled and the received character would result in the receive buffer overflowing a NACK is issued by the receiver. Additionally, the S1[OR] flag is set and interrupt issued if appropriate and the data in the shift register is discarded.

### **57.4.3.4 Framing errors**

If the data recovery logic does not detect a logic 1 where the stop bit should be in an incoming frame, it sets the framing error flag, S1[FE] if S2[LBKDE] is disabled. A break character when S2[LBKDE] is disabled also sets the S1[FE] because a break character has no stop bit. The S1[FE] is set at the same time that received data is placed in the

receive data buffer. Framing errors are not supported when C7816[ISO7816E] is set/enabled. However, if the S1[FE] is set data will not be received when C7816[ISO7816E] is set.

### 57.4.3.5 Receiving break characters

The UART recognizes a break character when a start bit is followed by eight, nine, or ten logic 0 data bits and a logic 0 where the stop bit should be. Receiving a break character has these effects on UART registers:

- Sets the framing error flag, S1[FE].
- Writes an all "0" dataword to the data buffer, which may cause S1[RDRF] to set depending on the watermark and number of values in the data buffer.
- May set the overrun flag, S1[OR], noise flag, S1[NF], parity error flag, S1[PE], or the receiver active flag, S2[RAF].

The detection threshold for a break character can be adjusted when using an internal oscillator in a LIN system by setting the S2[LBKDE] bit. The UART break character detection threshold depends on the C1[M] and C1[PE] bits, the C4[LBKDE] bit, and the C4[M10] bit. Refer to the following table.

**Table 57-350. Receive break character detection threshold**

LBKDE	M	M10	PE	Threshold (bits)
0	0	—	—	10
0	1	0	—	11
0	1	1	0	11
0	1	1	1	12
1	0	—	—	11
1	1	—	—	12

While C4[LBKDE] is set, it will have these effects on the UART registers:

- Prevents the S1[RDRF], S1[FE], S1[NF], and S1[PF] flags from being set. However, if they are already set they will remain set.
- Sets the LIN break detect interrupt flag, S2[LBKDIF] if a LIN break character is received.


Break characters are not detected or supported when C7816[ISO\_7816E] is set/enabled.

### 57.4.3.6 Hardware flow control

To support hardware flow control, the receiver can be programmed to automatically deassert and assert  $\overline{\text{RTS}}$ .

- $\overline{\text{RTS}}$  will remain asserted until the transfer is completed, even if the transmitter is disabled mid way through a data transfer, see [Transceiver driver enable using  \$\overline{\text{RTS}}\$](#)  for more details.
- If the receiver request-to-send functionality is enabled, the receiver automatically deasserts  $\overline{\text{RTS}}$  if the number of characters in the receiver data register is equal to or greater than receiver data buffer's watermark, `RWFIFO[RXWATER]`.
- The receiver asserts  $\overline{\text{RTS}}$  when the number of characters in the receiver data register is less than the watermark. It is not affected by whether `RDRF` is asserted.
- Even if  $\overline{\text{RTS}}$  is deasserted, the receiver continues to receive characters until the receiver data buffer is full or is overrun.
- If the receiver request-to-send functionality is disabled, the receiver  $\overline{\text{RTS}}$  remains deasserted.

The following figure shows receiver hardware flow control functional timing. Along with the actual character itself, `RXD` shows the start bit. The stop bit also indicated, with a dashed line if necessary. The watermark is set to 2.



**Figure 57-345. Receiver hardware flow control timing diagram**

### 57.4.3.7 Infrared decoder

The infrared decoder converts the received character from the IrDA format to the NRZ format used by the receiver. It also has a 16-RT clock counter that filters noise and indicates when a '1' is being received.

#### 57.4.3.7.1 Start bit detection

When S2[RXINV] is cleared, the first rising edge of the received character corresponds to the start bit. The infrared decoder resets its counter. At this time, the receiver also begins its start bit detection process. Once the start bit is detected, the receiver synchronizes its bit times to this start bit time. For the rest of the character reception, the infrared decoder's counter and the receiver's bit time counter count independently from each other.

#### 57.4.3.7.2 Noise filtering

Any further rising edges detected during the first half of the infrared decoder counter are ignored by the decoder. Any pulses less than one RT clocks can be undetected by it regardless of whether it is seen in the first or second half of the count.

#### 57.4.3.7.3 Low-bit detection

During the second half of the decoder count, a rising edge is decoded as a '0', which is sent to the receiver. The decoder counter also is reset.

#### 57.4.3.7.4 High-bit detection

At 16-RT clocks after the previous rising edge, if a rising edge is not seen, then the decoder sends a '1' to the receiver.

If the next bit is a '0' which arrives late, then a low-bit is detected according to [Low-bit detection](#). The value sent to the receiver is changed from '1' to a '0'. Then if a noise pulse occurs outside of the receiver's bit time sampling period, then the delay of a '0' is not recorded as noise.

### 57.4.3.8 Baud rate tolerance

A transmitting device may be operating at a baud rate below or above the receiver baud rate. Accumulated bit time misalignment can cause one of the three stop bit data samples (RT8, RT9, and RT10) to fall outside the actual stop bit. A noise error will occur if the

RT8, RT9, and RT10 samples are not all the same logical values. A framing error will occur if the receiver clock is misaligned in such a way that the majority of the RT8, RT9, and RT10 stop bit samples are a logic zero.

As the receiver samples an incoming frame, it re-synchronizes the RT clock on any valid falling edge within the frame. Resynchronization within frames will correct a misalignment between transmitter bit times and receiver bit times.

### 57.4.3.8.1 Slow data tolerance

The following figure shows how much a slow received frame can be misaligned without causing a noise error or a framing error. The slow stop bit begins at RT8 instead of RT1 but arrives in time for the stop bit data samples at RT8, RT9, and RT10.




Figure 57-346. Slow data

For an 8-bit data character, data sampling of the stop bit takes the receiver 154 RT cycles (9 bit times × 16 RT cycles + 10 RT cycles).

With the misaligned character shown in the above figure, the receiver counts 154 RT cycles at the point when the count of the transmitting device is 147 RT cycles (9 bit times × 16 RT cycles + 3 RT cycles).

The maximum percent difference between the receiver count and the transmitter count of a slow 8-bit data character with no errors is:

$$((154 - 147) \div 154) \times 100 = 4.54\%$$

For a 9-bit data character, data sampling of the stop bit takes the receiver 170 RT cycles (10 bit times × 16 RT cycles + 10 RT cycles).


With the misaligned character shown in the above figure, the receiver counts 170 RT cycles at the point when the count of the transmitting device is 163 RT cycles (10 bit times × 16 RT cycles + 3 RT cycles).

The maximum percent difference between the receiver count and the transmitter count of a slow 9-bit character with no errors is:

$$((170 - 163) \div 170) \times 100 = 4.12\%$$

### 57.4.3.8.2 Fast data tolerance

The following figure shows how much a fast received frame can be misaligned. The fast stop bit ends at RT10 instead of RT16 but is still sampled at RT8, RT9, and RT10.



**Figure 57-347. Fast data**

For an 8-bit data character, data sampling of the stop bit takes the receiver 154 RT cycles (9 bit times  $\times$  16 RT cycles + 10 RT cycles).

With the misaligned character shown in the above figure, the receiver counts 154 RT cycles at the point when the count of the transmitting device is 160 RT cycles (10 bit times  $\times$  16 RT cycles).

The maximum percent difference between the receiver count and the transmitter count of a fast 8-bit character with no errors is:

$$((154 - 160) \div 154) \times 100 = 3.90\%$$

For a 9-bit data character, data sampling of the stop bit takes the receiver 170 RT cycles (10 bit times  $\times$  16 RT cycles + 10 RT cycles).

With the misaligned character shown in the above figure, the receiver counts 170 RT cycles at the point when the count of the transmitting device is 176 RT cycles (11 bit times  $\times$  16 RT cycles).

The maximum percent difference between the receiver count and the transmitter count of a fast 9-bit character with no errors is:

$$((170 - 176) \div 170) \times 100 = 3.53\%$$

### 57.4.3.9 Receiver wakeup

The C1[WAKE] bit determines how the UART is brought out of the standby state to process an incoming message. The C1[WAKE] bit enables either idle line wakeup or address mark wakeup.

Receiver wakeup is not supported when C7816[ISO\_7816E] is set/enabled since multi-receiver systems are not allowed.

### 57.4.3.9.1 Idle input line wakeup (C1[WAKE] = 0)

In this wakeup method, an idle condition on the unsynchronized receiver input signal clears the C2[RWU] bit and wakes the UART. The initial frame or frames of every message contain addressing information. All receivers evaluate the addressing information, and receivers for which the message is addressed process the frames that follow. Any receiver for which a message is not addressed can set its C2[RWU] bit and return to the standby state. The C2[RWU] bit remains set and the receiver remains in standby until another idle character appears on the unsynchronized receiver input signal.

Idle line wakeup requires that messages be separated by at least one idle character and that no message contains idle characters.

When C2[RWU] is one and S2[RWUID] is zero, the idle character that wakes the receiver does not set the S1[IDLE] flag or the receive data register full flag, S1[RDRF]. The receiver wakes and waits for the first data character of the next message which will be stored in the receive data buffer. When S2[RWUID] and C2[RWU] bits are set and C1[WAKE] is cleared, any idle condition sets the S1[IDLE] flag and generates an interrupt if enabled.

Idle Input Line Wakeup is not supported when C7816[ISO\_7816E] is set/enabled.

### 57.4.3.9.2 Address mark wakeup (C1[WAKE] = 1)

In this wakeup method, a logic 1 in the bit position immediately preceding the stop bit of a frame clears the C2[RWU] bit and wakes the UART. A logic 1 in the bit position immediately preceding the stop bit marks a frame as an address frame that contains addressing information. All receivers evaluate the addressing information, and the receivers for which the message is addressed process the frames that follow. Any receiver for which a message is not addressed can set its C2[RWU] bit and return to the standby state. The C2[RWU] bit remains set and the receiver remains in standby until another address frame appears on the unsynchronized receiver input signal.

A logic 1 in the bit position immediately preceding the stop bit clears the receiver's C2[RWU] bit before the stop bit is received and places the received data into the receiver data buffer.

Address mark wakeup allows messages to contain idle characters but requires that the bit position immediately preceding the stop bit be reserved for use in address frames.

If module is in standby mode and nothing triggers to wake the UART, no error flag is set even if an invalid error condition is detected on the receiving data line.

Address mark wakeup is not supported when C7816[ISO\_7816E] is set/enabled.

### 57.4.3.9.3 Match address operation

Match address operation is enabled when the C4[MAEN1] or C4[MAEN2] bit is set. In this function, a frame received by the RX pin with a logic 1 in the bit position immediately preceding the stop bit is considered an address and is compared with the associated MA1 or MA2 register. The frame is only transferred to the receive buffer, and S1[RDRF] is set, if the comparison matches. All subsequent frames received with a logic 0 in the bit position immediately preceding the stop bit are considered to be data associated with the address and are transferred to the receive data buffer. If no marked address match occurs then no transfer is made to the receive data buffer, and all following frames with logic zero in the bit position immediately preceding the stop bit are also discarded. If both the C4[MAEN1] and C4[MAEN2] bits are negated, the receiver operates normally and all data received is transferred to the receive data buffer.

Match Address operation functions in the same way for both MA1 and MA2 registers.

- If only one of C4[MAEN1] and C4[MAEN2] is asserted, a marked address is compared only with the associated match register and data is transferred to the receive data buffer only on a match.
- If C4[MAEN1] and C4[MAEN2] are asserted, a marked address is compared with both match registers and data is transferred only on a match with either register.

Address match operation is not supported when C7816[ISO\_7816E] is set/enabled.

## 57.4.4 Baud rate generation

A 13-bit modulus counter and a 5-bit fractional fine-adjust counter in the baud rate generator derive the baud rate for both the receiver and the transmitter. The value from 1 to 8191 written to the SBR[12:0] bits determines the module clock divisor. The SBR bits are in the UART baud rate registers (BDH and BDL). The baud rate clock is synchronized with the module clock and drives the receiver. The fractional fine-adjust counter adds fractional delays to the baud rate clock to allow fine trimming of the baud rate to match the system baud rate. The baud rate clock divided by 16 drives the transmitter. The receiver has an acquisition rate of 16 samples per bit time.

Baud rate generation is subject to two sources of error:

- Integer division of the module clock may not give the exact target frequency. This error can be reduced by means of the fine-adjust counter.
- Synchronization with the module clock can cause phase shift.

Functional description

The [Table 57-351](#) lists the available baud divisor fine adjust values.

$$\text{UART baud rate} = \text{UART module clock} / (16 \times (\text{SBR}[12:0] + \text{BRFD}))$$

The following table lists some examples of achieving target baud rates with a module clock frequency of 10.2 MHz, with and without fractional fine adjustment.

**Table 57-351. Baud rates (example: module clock = 10.2 MHz)**

Bits SBR (decimal)	Bits BRFA	BRFD value	Receiver clock (Hz)	Transmitter clock (Hz)	Target Baud rate	Error (%)
17	00000	0	600,000.0	37,500.0	38,400	2.3
16	10011	19/32=0.59375	614,689.3	38,418.08	38,400	0.047
33	00000	0	309,090.9	19,318.2	19,200	0.62
33	00110	6/32=0.1875	307,344.6	19,209.04	19,200	0.047
66	00000	0	154,545.5	9659.1	9600	0.62
133	00000	0	76,691.7	4793.2	4800	0.14
266	00000	0	38,345.9	2396.6	2400	0.14
531	00000	0	19,209.0	1200.6	1200	0.11
1062	00000	0	9604.5	600.3	600	0.05
2125	00000	0	4800.0	300.0	300	0.00
4250	00000	0	2400.0	150.0	150	0.00
5795	00000	0	1760.1	110.0	110	0.00

**Table 57-352. Baud rate fine adjust**

BRFA	Baud Rate Fractional Divisor (BRFD)
0 0 0 0 0	0/32 = 0
0 0 0 0 1	1/32 = 0.03125
0 0 0 1 0	2/32 = 0.0625
0 0 0 1 1	3/32 = 0.09375
0 0 1 0 0	4/32 = 0.125
0 0 1 0 1	5/32 = 0.15625
0 0 1 1 0	6/32 = 0.1875
0 0 1 1 1	7/32 = 0.21875
0 1 0 0 0	8/32 = 0.25
0 1 0 0 1	9/32 = 0.28125
0 1 0 1 0	10/32 = 0.3125
0 1 0 1 1	11/32 = 0.34375
0 1 1 0 0	12/32 = 0.375

Table continues on the next page...

Table 57-352. Baud rate fine adjust (continued)

BRFA	Baud Rate Fractional Divisor (BRFD)
0 1 1 0 1	13/32 = 0.40625
0 1 1 1 0	14/32 = 0.4375
0 1 1 1 1	15/32 = 0.46875
1 0 0 0 0	16/32 = 0.5
1 0 0 0 1	17/32 = 0.53125
1 0 0 1 0	18/32 = 0.5625
1 0 0 1 1	19/32 = 0.59375
1 0 1 0 0	20/32 = 0.625
1 0 1 0 1	21/32 = 0.65625
1 0 1 1 0	22/32 = 0.6875
1 0 1 1 1	23/32 = 0.71875
1 1 0 0 0	24/32 = 0.75
1 1 0 0 1	25/32 = 0.78125
1 1 0 1 0	26/32 = 0.8125
1 1 0 1 1	27/32 = 0.84375
1 1 1 0 0	28/32 = 0.875
1 1 1 0 1	29/32 = 0.90625
1 1 1 1 0	30/32 = 0.9375
1 1 1 1 1	31/32 = 0.96875

## 57.4.5 Data format (non ISO-7816)

Each data character is contained in a frame that includes a start bit and a stop bit. The rest of the data format depends upon UARTx\_C1[M], UARTx\_C1[PE], UARTx\_S2[MSBF], and UARTx\_C4[M10].

### 57.4.5.1 Eight-bit configuration

Clearing the UART\_C1[M] configures the UART for 8-bit data characters, that is, eight bits are memory mapped in UART\_D. A frame with eight data bits has a total of 10 bits. The most significant bit of the eight data bits can be used as an address mark to wake the receiver. If that bit is used in this way, then it serves as an address or data indication, leaving the remaining seven bits as actual data. When UART\_C1[PE] is set, the 8th databit is automatically calculated as the parity bit. Refer to the following table.

**Table 57-353. Configuration of 8-bit data format**

UART_C1[PE]	Start bit	Data bits	Address bits	Parity bits	Stop bit
0	1	8	0	0	1
0	1	7	1 <sup>1</sup>	0	1
1	1	7	0	1	1

1. The address bit identifies the frame as an address character. See [Receiver wakeup](#).

### 57.4.5.2 Nine-bit configuration

When UARTx\_C1[M] is set and UARTx\_C4[M10] is cleared the UART is configured for 9-bit data characters. The 9th bit is either UARTx\_C3[T8/R8] or the internally generated parity bit if UARTx\_C1[PE] is enabled. This results in a frame consisting of a total of 11 bits. In the event that the 9th data bit is selected to be UARTx\_C3[T8] it will remain unchanged after transmission and can be used repeatedly without rewriting it unless the value needs to be changed. This feature may be useful when the 9th data bit is being used as an address mark.

When UARTx\_C1[M] is set and UARTx\_C4[M10] is set the UART is configured for 9-bit data characters, but the frame consists of a total of 12 bits. The 12 bits include the start and stop bits, the 9 data character bits and a 10th internal data bit. Note that if UARTx\_C4[M10] is set UARTx\_C1[PE] must also be set. In this case, the 10th bit is the internally generated parity bit. The 9th bit is can either be used as a address mark or a 9th data bit.

Refer to the following table.

**Table 57-354. Configuration of 9-bit data formats**

C1[PE]	UC1[M]	C1[M10]	Start bit	Data bits	Address bits	Parity bits	Stop bit
0	0	0	See <a href="#">Eight-bit configuration</a>				
0	0	1	Invalid configuration				
0	1	0	1	9	0	0	1
0	1	0	1	8	1 <sup>1</sup>	0	1
0	1	1	Invalid Configuration				
1	0	0	See <a href="#">Eight-bit configuration</a>				
1	0	1	Invalid Configuration				
1	1	0	1	8	0	1	1
1	1	1	1	9	0	1	1
1	1	1	1	8	1 <sup>2</sup>	1	1

1. The address bit identifies the frame as an address character.
2. The address bit identifies the frame as an address character.

### Note

Unless in 9-bit mode with M10 set, do not use address mark wakeup with parity enabled.

## 57.4.5.3 Timing examples

Timing examples of these configurations in the NRZ mark/space data format are illustrated in the following figures. The timing examples show all of the configurations in the following sub-sections along with the LSB and MSB first variations.

### 57.4.5.3.1 Eight-bit format with parity disabled

The most significant bit can be used for address mark wakeup.



**Figure 57-348. Eight bits of data with LSB first**



**Figure 57-349. Eight bits of data with MSB first**

### 57.4.5.3.2 Eight-bit format with parity enabled



**Figure 57-350. Seven bits of data with LSB first and parity**



**Figure 57-351. Seven bits of data with MSB first and parity**

### 57.4.5.3.3 Nine-bit format with parity disabled

The most significant bit can be used for address mark wakeup.



**Figure 57-352. Nine bits of data with LSB first**



Figure 57-353. Nine bits of data with MSB first

### 57.4.5.3.4 Nine-bit format with parity enabled




Figure 57-354. Eight bits of data with LSB first and parity




Figure 57-355. Eight bits of data with MSB first and parity

### 57.4.5.3.5 Non-memory mapped tenth bit for parity

The most significant memory-mapped bit can be used for address mark wakeup.




Figure 57-356. Nine bits of data with LSB first and parity




Figure 57-357. Nine bits of data with MSB first and parity

## 57.4.6 Single-wire operation

Normally, the UART uses two pins for transmitting and receiving. In single-wire operation, the RXD pin is disconnected from the UART and the UART implements a half-duplex serial connection. The UART uses the TXD pin for both receiving and transmitting.





Figure 57-358. Single-wire operation (C1[LOOPS] = 1, C1[RSRC] = 1)

Enable single-wire operation by setting the C1[LOOPS] bit and the receiver source bit, C1[RSRC]. Setting the C1[LOOPS] bit disables the path from the unsynchronized receiver input signal to the receiver. Setting the C1[RSRC] bit connects the receiver input to the output of the TXD pin driver. Both the transmitter and receiver must be enabled (C2[TE] = 1 and C2[RE] = 1). When C7816[ISO\_7816EN] is set, it is not a requirement that both C2[TE] and C2[RE] are set.

### 57.4.7 Loop operation

In loop operation the transmitter output goes to the receiver input. The unsynchronized receiver input signal is disconnected from the UART.



**Figure 57-359. Loop operation (C1[LOOPS] = 1, C1[RSRC] = 0)**

Enable loop operation by setting the C1[LOOPS] bit and clearing the C1[RSRC] bit. Setting the C1[LOOPS] bit disables the path from the unsynchronized receiver input signal to the receiver. Clearing the C1[RSRC] bit connects the transmitter output to the receiver input. Both the transmitter and receiver must be enabled (C2[TE] = 1 and C2[RE] = 1). When C7816[ISO\_7816EN] is set, it is not a requirement that both C2[TE] and C2[RE] are set.

### 57.4.8 ISO-7816 / smartcard support

The UART provides mechanisms to support the ISO-7816 protocol that is commonly used to interface with smartcards. The ISO-7816 protocol is an NRZ, single wire, half-duplex interface. The TxD pin is used in open-drain mode since the data signal is used for both transmitting and receiving. There are multiple subprotocols within the ISO-7816 standard. The UART supports both T = 0 and T = 1 protocols. The module also provides for automated initial character detection and configuration which allows for support of both direct convention and inverse convention data formats. A variety of interrupts specific to 7816 are provided in addition to the general interrupts to assist software.

Additionally the module is able to provide automated NACK responses and has programming automated retransmission of failed packets. An assortment of programmable timeouts and guard band times are also supported.

The term elemental time unit (ETU) is frequently used in the context of ISO-7816. This concept is used to relate the frequency that the system (UART) is running at and the frequency that data is being transmitted and received. One ETU represents the time it takes to transmit or receive a single bit. For example, a standard 7816 packet, excluding any guard time or NACK elements is 10 ETUs (start bit, 8 data bits and a parity bit). Guard times and wait times are also measured in ETUs.

**NOTE**

The ISO-7816 specification may have certain configuration options that are reserved. In order to maintain maximum flexibility to support future 7816 enhancements or devices which may not strictly conform to the specification, the UART does not prevent those options being used. Further, the UART may provide configuration options that exceed the flexibility of options explicitly allowed by the 7816 specification. Failure to correctly configure the UART may result in unexpected behavior or incompatibility with the ISO-7816 specification.

**57.4.8.1 Initial characters**

In ISO-7816 with T = 0 mode, the UART can be configured to use the C7816[INIT] bit to detect the next valid initial character, referred to by the ISO-7816 specifically as a TS character. When the initial character is detected, the UART provides the host processor with an interrupt if IE7816[INITDE] is set. Additionally, the UART will alter the S2[MSBF], C3[TXINV] and S2[RXINV] register fields automatically based on the initial character. The corresponding initial character and resulting register settings are listed in the following table.


**Table 57-355. Initial character automated settings**

Initial character (bit 1-10)	Initial character (hex)	MSBF	TXINV	RXINV
LHHL LLL LLH inverse convention	3F	1	1	1
LHHL HHH LLH direct convention	3B	0	0	0

The register fields S2[MSBF], C3[TXINV] and S2[RXINV] must be reset to their default values before C7816[INIT] bit is set. Once the C7816[INIT] bit is set, the receiver will search all received data for the first valid initial character. Detecting a Direct Convention Initial Character will cause no change to S2[MSBF], C3[TXINV] and S2[RXINV] fields while detecting an Inverse Convention Initial Character will cause these fields to set automatically. All data received which is not a valid initial character will be ignored and all flags resulting from the invalid data will be blocked from asserting. If the C7816[ANACK] bit is set, a NACK will be returned for invalid received initial characters and a RXT interrupt will be generated as programmed.

### 57.4.8.2 Protocol T = 0

When T = 0 protocol is selected, a relatively complex error detection scheme is used. Data characters are formatted as illustrated in the following figure. This scheme is also used for answer to reset and PPS formats.




**Figure 57-360. ISO-7816 T = 0 data format**

As with other protocols supported by the UART the data character includes a start bit. However, in this case there are two stop bits rather than the typical single stop bit. In addition to a standard even parity check, the receiver has the ability to generate and return a NACK during the second half of the first stop bit period. The NACK must be at least one time period (ETU) in length and no more than 2 time periods (ETU) in length. The transmitter must wait for at least two time units (ETU) after detection of the error signal before attempting to retransmit the character.

It is assumed that the UART and the device (smartcard) know in advance which device is receiving and which is transmitting. No special mechanism is supplied by the UART to control receive and transmit in the mode other than the C2[TE] and C2[RE] bits. Initial Character Detect feature is also supported in this mode.

### 57.4.8.3 Protocol T = 1

When T = 1 protocol is selected the NACK error detection scheme is not used. Rather, the parity bit is used on a character basis and a CRC or LRC is used on the block basis (i.e. each group of characters). As such, in this mode the data format allows for a single stop bit although additional inactive bit periods may be present between the stop bit and the next start bit. Data characters are formatted as illustrated in the following figure.



**Figure 57-361. ISO 7816 T=1 data format**

The smallest data unit that is transferred is a block. A block is made up of several data characters and may vary in size depending on the block type. The UART does not provide a mechanism to decode the block type. As part of the block, an LRC or CRC is included. The UART does not calculate the CRC or LRC for transmitted blocks nor does it verify the validity of the CRC or LRC for received blocks. The 7816 protocol requires that the initiator and the smartcard (device) takes alternate turns in transmitting and receiving blocks. When the UART detects that the last character in a block has been transmitted it will automatically clear the C2[TE] bit and enter receive mode. Hence, software must program the transmit buffer with the next data to be transmitted and then enable the C2[TE] bit once software has determined that the last character of the received block has been received. The UART detects that the last character of the transmit block has been sent when TL7816[TLEN] = 0 and four additional characters have been sent. The four additional characters are made up of three prior to TL7816[TLEN] decrementing (prologue) and one after TL7816[TLEN] = 0, the final character of the epilogue.

### 57.4.8.4 Wait time and guard time parameters

The ISO-7816 specification defines several wait time and guard time parameters. The UART allows for flexible configuration and violation detection of these settings. On reset the wait time (IS7816[WT]) defaults to 9600 ETUs and guard time (GT) to 12 ETUs. These values are controlled by parameters in the WP7816, WN7816 and WF7816 registers. Additionally the value of C7816[TTYTYPE] also factors into the calculation. The formulas used to calculate the number ETU for each wait time and guard time value are shown in the following table.

Wait time (WT) is defined as the maximum allowable time between the leading edge of a character transmitted by the device (smartcard) and the leading edge of the previous character that was transmitted by the UART or the device. Likewise character wait time

(CWT) is defined as the maximum allowable time between the leading edge of two characters within the same block, and block wait time (BWT) is defined as the maximum time between the leading edge character of the last block received by the device/smartcard and the leading edge of the first character transmitted by the device/smartcard.

Guard time (GT) is defined as the minimum allowable time between the leading edge of two consecutive characters. Character guard time (CGT) is the minimum allowable time between the leading edges of two consecutive characters in the same direction (transmission or reception). Block guard time (BGT) is the minimum allowable time between the leading edges of two consecutive characters in opposite directions (transmission then reception or reception then transmission).

The GT and WT counters reset whenever  $C7816[TTYTYPE] = 1$  or  $C7816[ISO\_7816E] = 0$  or a new dataword start bit has been received or transmitted as specified by the counter descriptions. The CWT, CGT, BWT, BGT counters reset whenever  $C7816[TTYTYPE] = 0$  or  $C7816[ISO\_7816E] = 0$  or a new dataword start bit has been received or transmitted as specified by the counter descriptions. When  $C7816[TTYTYPE] = 1$  some of the counter values require an assumption regarding the first data transferred when the UART first starts. This assumption is required when the 7816E has been disabled, when transition from  $C7816[TTYTYPE] = 0$  to  $C7816[TTYTYPE] = 1$  or when coming out of reset. In this case, it is assumed that the previous (non-existent) transfer was a received transfer.

The UART will automatically handle GT, CGT and BGT such that the UART will not send a packet prior to the corresponding guard time expiring.

**Table 57-356. Wait and guard time calculations**

Parameter	Reset value [ETU]	$C7816[TTYTYPE] = 0$ [ETU]	$C7816[TTYTYPE] = 1$ [ETU]
Wait time (WT)	9600	$WI \times 960 \times GTFD$	Not used
Character wait time (CWT)	Not used	Not used	$11 + 2^{CWI}$
Block wait time (BWT)	Not used	Not used	$11 + 2^{BWI} \times 960 \times GTFD$
Guard time (GT)	12	<b>GTN not wqual to 255</b> $12 + GTN$ <b>GTN wqual to 255</b> 12	Not used
Character guard time (CGT)	Not used	Not used	<b>GTN not equal to 255</b> $12 + GTN$ <b>GTN equal to 255</b> 11
Block guard time (BGT)	Not used	Not used	22

### 57.4.8.5 Baud rate generation

The value in WF7816[GTFD] does not impact the clock frequency. The SBR and BRFD are used to generate the clock frequency. This clock frequency is used by the UART only and is not seen by the device (smartcard). The transmitter clocks operates at 1/16 the frequency of the receive clock so that the receiver is able to sample the received value 16 times during the ETU.

### 57.4.8.6 UART restrictions in ISO-7816 operation

Due to the flexibility of the UART module, there are several features and interrupts that are not supported while running in ISO-7816 mode. These restrictions are documented within the register bit definitions.

## 57.4.9 Infrared interface

The UART provides the capability of transmitting narrow pulses to an IR LED and receiving narrow pulses and transforming them to serial bits, which are sent to the UART. The IrDA physical layer specification defines a half-duplex infrared communication link for exchanging data. The full standard includes data rates up to 16 Mbits/s. This design covers data rates only between 2.4 kbits/s and 115.2 kbits/s.

The UART has an infrared transmit encoder and receive decoder. The UART transmits serial bits of data which are encoded by the infrared submodule to transmit a narrow pulse for every zero bit. No pulse is transmitted for every one bit. When receiving data, the IR pulses are detected using an IR photo diode and transformed to CMOS levels by the IR receive decoder (external from the MCU). The narrow pulses are then stretched by the infrared receive decoder to get back to a serial bit stream to be received by the UART. The polarity of transmitted pulses and expected receive pulses can be inverted so that a direct connection can be made to external IrDA transceiver modules that use active low pulses.

The infrared submodule receives its clock sources from the UART. One of these two clocks are selected in the infrared submodule in order to generate either 3/16, 1/16, 1/32 or 1/4 narrow pulses during transmission.

### 57.4.9.1 Infrared transmit encoder

The infrared transmit encoder converts serial bits of data from transmit shift register to the TXD signal. A narrow pulse is transmitted for a zero bit and no pulse for a one bit. The narrow pulse is sent in the middle of the bit with a duration of 1/32, 1/16, 3/16 or 1/4 of a bit time. A narrow high pulse is transmitted for a zero bit when C3[TXINV] is cleared, while a narrow low pulse is transmitted for a zero bit when C3[TXINV] is set.

### 57.4.9.2 Infrared receive decoder

The infrared receive block converts data from the RXD signal to the receive shift register. A narrow pulse is expected for each zero received and no pulse is expected for each one received. A narrow high pulse is expected for a zero bit when S2[RXINV] is cleared, while a narrow low pulse is expected for a zero bit when S2[RXINV] is set. This receive decoder meets the edge jitter requirement as defined by the IrDA serial infrared physical layer specification.

## 57.5 Reset

All registers reset to a particular value are indicated in [Memory map and registers](#).

## 57.6 System level interrupt sources

There are several interrupt signals that are sent from the UART. The following table lists the interrupt sources generated by the UART. The local enables for the UART interrupt sources are described in this table. Details regarding the individual operation of each interrupt are contained under various sub-sections of [Memory map and registers](#). However, [RXEDGIF description](#) also outlines additional details regarding the RXEDGIF interrupt because of its complexity of operation. Any of the UART interrupt requests listed in the table can be used to bring the CPU out of wait mode.

**Table 57-357. UART interrupt sources**

Interrupt Source	Flag	Local enable	DMA select
Transmitter	TDRE	TIE	TDMAS = 0
Transmitter	TC	TCIE	-
Receiver	IDLE	ILIE	-
Receiver	RDRF	RIE	RDMAS = 0

*Table continues on the next page...*

**Table 57-357. UART interrupt sources (continued)**

Interrupt Source	Flag	Local enable	DMA select
Receiver	LBKDIF	LBKDIE	-
Receiver	RXEDGIF	RXEDGIE	-
Receiver	OR	ORIE	-
Receiver	NF	NEIE	-
Receiver	FE	FEIE	-
Receiver	PF	PEIE	-
Receiver	RXUF	RXUFE	-
Transmitter	TXOF	TXOFE	-
Receiver	WT	WTWE	-
Receiver	CWT	CWTE	-
Receiver	BWT	BWTE	-
Receiver	INITD	INITDE	-
Receiver	TXT	TXTE	-
Receiver	RXT	RXTE	-
Receiver	GTV	GTVE	-

## 57.6.1 RXEDGIF description

The S2[RXEDGIF] is set when an active edge is detected on the RxD pin. Hence, the active edge can only be detected when in two wire mode. A RXEDGIF interrupt is only generated when S2[RXEDGIF] is set. If RXEDGIE is not enabled prior to S2[RXEDGIF] getting set, an interrupt is not generated until S2[RXEDGIF] bit gets set.

### 57.6.1.1 RxD edge detect sensitivity

Edge sensitivity can be software programmed to be either falling or rising. The polarity of the edge sensitivity is selected using the S2[RXINV] bit. To detect falling edge S2[RXINV] is programmed to zero and to detect rising edge S2[RXINV] is programmed to one.

Synchronizing logic is used prior to detect edges. Prior to detecting an edge, the receive data on RxD input must be at the de-asserted logic level. A falling edge is detected when the RxD input signal is seen as a logic 1 (the deasserted level) during one module clock cycle and then a logic 0 (the asserted level) during the next cycle. A rising edge is detected when the input is seen as a logic 0 during one module clock cycle and then a logic 1 during the next cycle.

### 57.6.1.2 Clearing RXEDGIF interrupt request

Writing a logic 1 to the S2[RXEDGIF] bit immediately clears the RXEDGIF interrupt request even if the RxD input remains asserted. S2[RXEDGIF] will remain set if another active edge is detected on RxD while attempting to clear the S2[RXEDGIF] flag by writing a 1 to it.

### 57.6.1.3 Exit from low-power modes

The receive input active edge detect circuit is still active on low power modes (wait and stop). An active edge on the receive input brings the CPU out of low power mode if the interrupt is not masked (S2[RXEDGIF]=1).

## 57.7 DMA operation

In the transmitter, flags S1[TDRE] can be configured to assert a DMA transfer request. In the receiver, flag S1[RDRF], can be configured to assert a DMA transfer request. The following table shows the configuration bit settings required to configure each flag for DMA operation.

**Table 57-358. DMA configuration**

Flag	Request enable bit	DMA select bit
TDRE	TIE = 1	TDMAS = 1
RDRF	RIE = 1	RDMAS = 1

When a flag is configured for a DMA request, its associated DMA request is asserted when the flag is set. When the S1[RDRF] flag is configured as a DMA request, the clearing mechanism of reading S1 register followed by reading D register does not clear the associated flag. The DMA request remains asserted until an indication is received that the DMA transactions are done. When this indication is received, the flag bit and the associated DMA request are cleared. If the DMA operation failed to remove the situation that caused the DMA request another request will be issued.

## 57.8 Application information

This section describes the UART application information.

## 57.8.1 Transmit/receive data buffer operation

The UART has independent receive and transmit buffers. The size of these buffers may vary depending on the implementation of the module. The implemented size of the buffers is a fixed constant via the PFIFO[TXFIFOSIZE] and PFIFO[RXFIFOSIZE] fields. Additionally, legacy support is provided that allows for the FIFO structure to operate as a depth of one. This is the default/reset behavior of the module and can be adjusted using the PFIFO[RXFE] and PFIFO[TXFE] bits. Individual watermark levels are also provided for transmit and receive.

There are multiple ways to ensure that a data block (set of characters) has completed transmission. These methods include:

1. Set TXFIFO[TXWATER] to 0. The TDRE flag will assert when there is no further data in the transmit buffer. Alternatively the S1[TC] flag can be used to indicate when the transmit shift register is also empty.
2. Poll the TCFIFO[TXCOUNT] field. Assuming that only data for a data block has been put into the data buffer, when TCFIFO[TXCOUNT] = 0 all data has been transmitted or is in the process of transmission.
3. The S1[TC] flag can be monitored. When S1[TC] asserts it indicates that all data has been transmitted and there is no data currently being transmitted in the shift register.

## 57.8.2 ISO-7816 initialization sequence

This section outlines how to program the UART for ISO-7816 operation. Elements such as procedures to power up or power down the smartcard, and when to take those actions, are beyond the scope of this description. To setup the UART for ISO-7816 operation:

1. Select a baud rate. Write this value to the UART baud registers (BDH/L) to begin the baud rate generator. Remember that the baud rate generator is disabled when the baud rate is zero. Writing to the BDH has no effect without also writing to BDL. According to the 7816 specification the initial (default) baud rating setting should be  $F_i = 372$  and  $D_i = 1$  and a maximum frequency of 5 MHz. In other words the BDH, BDL and C4 registers should be programmed such that the transmission frequency should be 1/372th of the clock provided to the smartcard device and should not exceed 5 MHz.
2. Write to set BDH[LBKDIE] = 0.

3. Write to C1 to configure word length, parity, and other configuration bits (LOOPS, RSRC) and set C1[M] = 1, C1[PE] = 1, C1[PT] = 0.
4. Write to set S2[RWUID] = 0, S2[LBKDE] = 0.
5. Write to set MODEM[RXRTSE] = 0, MODEM[TXRTSPOL] = 0, MODEM[TXRTSE] = 0, and MODEM[TXCTSE] = 0.
6. Write to set up interrupt enable bits desired (C3[ORIE], C3[NEIE], C3[PEIE], and C3[FEIE])
7. Write to set C4[MAEN1] = 0 and C4[MAEN2] = 0.
8. Write to C5 register and configure DMA control register bits as desired for application.
9. Write to set C7816[INIT] = 1, C7816[ TTYPE] = 0, 7C7816[ISO\_7816E] = 1. Program C7816[ONACK] and C7816[ANACK] as desired.
10. Write to IE7816 register to set interrupt enable parameters as desired.
11. Write to ET7816 register and set as desired.
12. Write to set C2[ILIE] = 0, C2[RE] = 1, C2[TE] = 1, C2[RWU] = 0 and C2[SBK] = 0. Setup interrupt enables C2[TIE], C2[TCIE] and C2[RIE] as desired.

At this time the UART will start listening for an initial character. Once identified it will automatically adjust the S2[MSBF], C3[TXINV] and S2[RXINV] bits. The software should then receive and process an answer to reset. Upon processing the answer to reset software should write to set C2[RE] = 0 and C2[TE] = 0. Software should then adjust 7816 specific and UART generic parameters to match and configuration data that was received during the answer on reset period. Once the new settings have been programmed (including the new baud rate and C7816[TTYPE]) the C2[RE] and C2[TE] can be re-enabled as required.

### 57.8.2.1 Transmission procedure for (C7816[TTYPE] = 0)

When the protocol selected is C7816[TTYPE] = 0, it is assumed that the software has a prior knowledge of who should be transmitting and receiving. Hence, no mechanism is provided for automated transmission/receipt control. Software should monitor the S1[TDRE] flag (or configure for an interrupt) and provide additional data for transmission as appropriate. Additionally, software should set C2[TE] = 1 and control TXDIR whenever it is the UART's turn to transmit information. For ease of monitoring it is suggested that only data to be transmitted until the next receiver/transmit switch over be loaded into the transmit buffer/FIFO.

### 57.8.2.2 Transmission procedure for (C7816[TTYTYPE] = 1)

When the protocol selected is C7816[TTYTYPE] = 1, data is transferred in blocks. Prior to starting a transmission software should write the size (number of bytes) for the Information Field portion of the block in to the TLEN register. If a CRC is being transmitted for the block the value in TLEN should be one more than the size of the information field. Software should then set C2[TE] = 1, and C2[RE] = 1. Software should then monitor the S1[TDRE] flag / interrupt and write the prologue, Information and epilogue field to the transmit buffer. The TLEN register will automatically decrement (except for prologue bytes and the final epilogue byte). When the final epilogue byte has been transmitted the UART automatically clears the C2[TE] bit to 0, and the UART automatically starts capturing the response to the block that was transmitted. Once software has detected the receipt of the response, the transmission process should be repeated as needed with sufficient urgency to ensure that the block wait time and character wait times are not violated.

### 57.8.3 Initialization sequence (non ISO-7816)

To initiate an UART transmission:

1. Configure the UART:
  - a. Select a baud rate. Write this value to the UART baud registers (BDH/L) to begin the baud rate generator. Remember that the baud rate generator is disabled when the baud rate is zero. Writing to the BDH register has no effect without also writing to BDL register.
  - b. Write to C1 register to configure word length, parity, and other configuration bits (LOOPS, RSRC, M, WAKE, ILT, PE, PT). Write to C4, MA1 and MA2 register to configure.
  - c. Enable the transmitter, interrupts, receiver, and wakeup as required by writing to the C2 register bits (TIE, TCIE, RIE, ILIE, TE, RE, RWU, SBK), S2 register bits (MSBF, BRK13) and C3 register bits (ORIE, NEIE, PEIE, FEIE). A preamble or idle character is then shifted out of the transmitter shift register.
2. Transmit procedure for each byte:
  - a. Monitor the S1[TDRE] flag by reading the S1 or responding to the TDRE interrupt. Or monitor the amount of free space in the transmit buffer directly using TCFIFO[TXCOUNT].

- b. If the TDRE flag is set, or there is space in the transmit buffer, write the data to be transmitted to (C3[T8]/D). A new transmission will not result until data exists in the transmit buffer.
3. Repeat step 2 for each subsequent transmission.

### Note

During normal operation, the S1[TDRE] flag is set when the shift register is loaded with the next data to be transmitted from the transmit buffer and the number of datawords contained in the transmit buffer is less than or equal to the value in TWFIFO[TXWATER], which occurs 9/16ths of a bit time after the start of the stop bit of the previous frame.

To separate messages with preambles with minimum idle line time, use this sequence between messages:

1. Write the last dataword of the first message to C3[T8]/D.
2. Wait for the S1[TDRE] flag to go high (with TWFIFO[TXWATER] = 0), indicating the transfer of the last frame to the transmit shift register.
3. Queue a preamble by clearing and then setting the C2[TE] bit.
4. Write the first (and subsequent) datawords of the second message to C3[T8]/D.

## 57.8.4 Overrun (OR) flag implications

To be flexible the overrun flag (OR) operates slightly differently depending on the mode of operation. As such there may be implications that need to be carefully considered. This section clarifies that behavior and the resulting implications. Regardless of mode, if a dataword is received while the S1[OR] flag is set, the S1[RDRF] and S1[IDLE] flags are blocked from asserting. If the S1[RDRF] or S1[IDLE] flag were previously asserted they will remain asserted until cleared.

### 57.8.4.1 Overrun operation

The assertion of the S1[OR] flag indicates that a significant event has occurred. The assertion indicates that received data has been lost since there was a lack of room to store it in the data buffer. Hence, while the S1[OR] flag is set no further data will be stored in the data buffer until the S1[OR] flag is cleared. This ensures that the application will be able to handle the overrun condition.

In most applications since the total amount of lost data is known, the application will desire to return the system to a known state. Prior to the S1[OR] flag being cleared all received data will be dropped. To do this the software would:

1. Remove data from the receive data buffer. This could be done by reading data from the data buffer and processing it if the data in the FIFO was still valuable when though the overrun event occurred or using the CFIFO[RXFLUSH] bit to clear the buffer.
2. Clear the S1[OR] flag. Note that if data was cleared using the CFIFO[RXFLUSH] bit, then clearing the S1[OR] flag will result in the SFIFO[RXUF] flag asserting because the only way to clear the S1[OR] requires reading additional information from the FIFO. Care should be taken to disable the SFIFO[RXUF] interrupt prior to clearing the OR flag and then clearing the SFIFO[RXUF] flag after the OR flag has been cleared.

Note that in some applications if an overrun event is responded to fast enough, the lost data can be recovered. For example when C7816[ISO\_7816E] is asserted, C7816[TTYTYPE]=1 and C7816[ONACK] = 1 the application may reasonably be able to determine if the lost data will be resent by the device. In this scenario flushing the receiver data buffer might not be required. Rather, if the S1[OR] flag is cleared the lost data may be resent and hence recoverable.

When LIN break detect (LBKDE) is asserted the S1[OR] flag has significantly different behavior than in other modes. The S1[OR] bit will be set, regardless of how much space is actually available in the data buffer, if a LIN break character has been detected and the corresponding flag (S2[LBKDIF]) is not cleared before the first data character is received after the S2[LBKDIF] asserted. This behavior is intended to allow software sufficient time to read the LIN break character from the data buffer to ensure that a break character was actually detected. The checking of the break character was used on some older implementations and is hence supported for legacy reasons. Applications that do not require this checking can simply clear the S2[LBKDIF] without checking the stored value to ensure it is a break character.

### **57.8.5 Overrun NACK considerations**

When C7816[ISO\_7816E] is enabled and C7816[TTYTYPE] = 0 the retransmission feature of the 7816 protocol can be used to help avoid lost data when the data buffer overflows. Using C7816[ONACK] the module can be programmed to issue a NACK on an overflow event. Assuming that the device (smartcard) has implemented retransmission, the lost data will be retransmitted. While useful, there is a programming implication which may require special consideration. The need to transmit a NACK must be determined and

committed to prior to the dataword being fully received. While the NACK is being received it is possible that the application code will read the data buffer such that sufficient room will be made to store the dataword that is being NACKed. Even if room has been made in the data buffer once the transmission of a NACK is completed, the received data will always be discarded as a result of an overflow and the ET7816[RXTHRESHOLD] value will be incremented by one. However, if sufficient space now exists to write the received data which was NACK'ed the S1[OR] flag will be blocked and kept from asserting.

## 57.8.6 Match address registers


The two match address registers allow a second match address function for a broadcast or general call address to the serial bus, as an example.

## 57.8.7 Modem feature

This section describes the modem features.

### 57.8.7.1 Ready-to-receive using $\overline{\text{RTS}}$

To help to stop overrun of the receiver data buffer, the  $\overline{\text{RTS}}$  signal can be used by the receiver to indicate to another UART that it is ready to receive data. The other UART can send the data when its  $\overline{\text{CTS}}$  signal is asserted. This handshaking conforms to the TIA-232-E standard. A transceiver is necessary if the required voltage levels of the communication link do not match the voltage levels of the UART's  $\overline{\text{RTS}}$  and  $\overline{\text{CTS}}$  signals.




**Figure 57-362. Ready-to-receive**

The transmitter's  $\overline{\text{CTS}}$  signal can be used for hardware flow control whether its  $\overline{\text{RTS}}$  signal is used for hardware flow control, transceiver driver enable, or not at all.

### 57.8.7.2 Transceiver driver enable using $\overline{\text{RTS}}$

RS-485 is a multiple drop communication protocol in which the UART transceiver's driver is 3-stated unless that UART is driving. The  $\overline{\text{RTS}}$  signal can be used by the transmitter to enable the driver of a transceiver. The polarity of  $\overline{\text{RTS}}$  can be matched to the polarity of the transceiver's driver enable signal. Refer to the following figure.



**Figure 57-363. Transceiver driver enable using  $\overline{\text{RTS}}$**

In the figure, the receiver enable signal is asserted. Another option for that connection is to connect  $\overline{\text{RTS\_B}}$  to both  $\text{DE}$  and  $\text{RE\_B}$ . The transceiver's receiver is disabled while driving. A pullup can pull  $\text{RXD}$  to a non-floating value during this time. This option can be refined further by operating the UART in single-wire mode, freeing the  $\text{RXD}$  pin for other uses.

### 57.8.8 IrDA minimum pulse width

The IrDA specifies a minimum pulse width of 1.6  $\mu\text{s}$ . The UART hardware does not include a mechanism to restrict/force the pulse width to be greater than or equal to 1.6  $\mu\text{s}$ . However, configuring the baud rate to 115.2 kbit/s and the narrow pulse width to 3/16 of a bit time results in a pulse width of 1.6  $\mu\text{s}$ .

### 57.8.9 Clearing 7816 wait timer (WT, BWT, CWT) interrupts

The 7816 wait timer interrupts associated with  $\text{IS7816[WT]}$ ,  $\text{IS7816[BWT]}$  and  $\text{IS7816[CWT]}$  will automatically reassert if they are cleared and the wait time is still violated. This behavior is similar to most of the other interrupts on the UART as in most cases if the condition that caused the interrupt to trigger still exists when the interrupt is cleared, then the interrupt will reassert. For example, consider the following scenario:

1.  $\text{IS7816[WT]}$  is programmed to assert after 9600 cycles of unresponsiveness.
2. The 9600 cycles pass without a response resulting in the WT interrupt asserting.
3. The  $\text{IS7816[WT]}$  is cleared at cycle 9700 by the interrupt service routine.

4. After the WT interrupt has been cleared, the smartcard remains unresponsive. At cycle 9701 the WT interrupt will reasserted.

If the intent of clearing the interrupt is such that it does not reassert, the interrupt service routine must remove or clear the condition that originally caused the interrupt to assert prior to clearing the interrupt. There are multiple ways that this can be accomplished including ensuring that an event that results in the wait timer resetting occurs such as the transmission of another packet.

### 57.8.10 Legacy and reverse compatibility considerations

Recent versions of the UART have added several new features. Whenever reasonably possible, reverse compatibility was maintained. However, in some cases this was either not feasible or the behavior was deemed as not intended. This section describes several differences to legacy operation that resulted from these recent enhancements. If application codes from previous versions is used, they should be reviewed and modified to take the following items into account. Depending on the application code, additional items that are not listed here may also need to be considered.

1. Various reserved registers and register bits are used, such as MSFB and M10.
2. This module now generates an error when invalid address spaces are used.
3. While documentation indicated otherwise, in some cases it was possible for S1[IDLE] to assert even if S1[OR] was set.
4. The S1[OR] flag will be set only if the data buffer (FIFO) does not have sufficient room. Previously, the data buffer was always a fixed size of one and the S1[OR] flag would set so long as the S1[RDRF] flag was set even if there was room in the data buffer. While the clearing mechanism has remained the same for the S1[RDRF] flag, keeping the OR flag assertion tied to the RDRF event rather than the data buffer being full would have greatly reduced the usefulness of the buffer when its size is larger than one.
5. Previously, when the C2[RWU] was set (and WAKE = 0), the IDLE flag could reassert up to every bit period causing an interrupt and requiring the host processor to reassert the C2[RWU] bit. This behavior has been modified. Now, when the C2[RWU] is set (and WAKE = 0), at least one non-idle bit must be detected before an idle can be detected.



# Chapter 58

## Secured digital host controller (SDHC)

### 58.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The chapter is intended for a module driver software developer. It describes module-level operation and programming.

### 58.2 Overview

#### 58.2.1 Supported types of cards


Different types of cards supported by the SDHC are described briefly as follows:

The multi-media card (MMC) is a universal low cost data storage and communication media that is designed to cover a wide area of applications including mobile video and gaming. Old MMC cards are based on a 7-pin serial bus with a single data pin, while the new high speed MMC communication is based on an advanced 11-pin serial bus designed to operate in the low voltage range.

The secure digital card (SD) is an evolution of the old MMC technology. It is specifically designed to meet the security, capacity, performance, and environment requirements inherent in newly emerging audio and video consumer electronic devices. The physical form factor, pin assignment and data transfer protocol are forward compatible with the old MMC (with some additions).

Under the SD protocol, it can be categorized into memory card, I/O card and combo card, which has both memory and I/O functions. The memory card invokes a copyright protection mechanism that complies with the security of the SDMI standard. The I/O

card, which is also known as SDIO card, provides high-speed data I/O with low power consumption for mobile electronic devices. For the sake of simplicity, the figure does not show cards with reduced size or mini cards.



**Figure 58-1. System connection of the SDHC**

CE-ATA is a hard drive interface that is optimized for embedded applications storage. The device is layered on the top of the MMC protocol stack using the same physical interface. The interface electrical and signaling definition is defined like that in the MMC specification. Refer to the CE-ATA specification for more details.

## 58.2.2 SDHC block diagram




Figure 58-2. Enhanced secure digital host controller block diagram

## 58.2.3 Features

The features of the SDHC module include the following:

- Conforms to the SD Host Controller Standard Specification version 2.0 including test event register support
- Compatible with the MMC System Specification version 4.2/4.3
- Compatible with the SD Memory Card Specification version 2.0 and supports the high capacity SD memory card
- Compatible with the SDIO Card Specification version 2.0
- Compatible with the CE-ATA Card Specification version 1.0

- Designed to work with CE-ATA, SD memory, miniSD memory, SDIO, miniSDIO, SD Combo, MMC, MMC plus, and MMC RS cards
- Card bus clock frequency up to 52 MHz
- Supports 1-bit / 4-bit SD and SDIO modes, 1-bit / 4-bit / 8-bit MMC modes, 1-bit / 4-bit / 8-bit CE-ATA devices
  - Up to 200 Mbps of data transfer for SD/SDIO cards using 4 parallel data lines
  - Up to 416 Mbps of data transfer for MMC cards using 8 parallel data lines in SDR (single data rate) mode
- Supports single block, multi-block read and write
- Supports block sizes of 1 ~ 4096 bytes
- Supports the write protection switch for write operations
- Supports both synchronous and asynchronous abort (both hardware and software CMD12)
- Supports pause during the data transfer at block gap
- Supports SDIO read wait and suspend resume operations
- Supports auto CMD12 for multi-block transfer
- Host can initiate non-data transfer command while data transfer is in progress
- Allows cards to interrupt the host in 1-bit and 4-bit SDIO modes, also supports interrupt period
- Embodies a fully configurable 128x32-bit FIFO for read/write data
- Supports internal and external DMA capabilities
- Supports advanced DMA to perform linked memory access

### 58.2.4 Modes and operations

The SDHC can select the following modes for data transfer:

- SD 1-bit
- SD 4-bit
- MMC 1-bit

- MMC 4-bit
- MMC 8-bit
- CE-ATA 1-bit
- CE-ATA 4-bit
- CE-ATA 8-bit
- Identification mode (up to 400 kHz)
- MMC full speed mode (up to 20 MHz)
- MMC high speed mode (up to 52 MHz)
- SD/SDIO full speed mode (up to 25 MHz)
- SD/SDIO high speed mode (up to 50 MHz)

## 58.3 SDHC signal descriptions

Table 58-1. SDHC signal descriptions

Signal	Description	I/O
SDHC_DCLK	Generated clock used to drive the MMC, SD, SDIO or CE-ATA cards.	O
SDHC_CMD	Send commands to and receive responses from the card.	I/O
SDHC_D0	DAT0 line or busy-state detect	I/O
SDHC_D1	8-bit mode: DAT1 line 4-bit mode: DAT1 line or interrupt detect 1-bit mode: Interrupt detect	I/O
SDHC_D2	4-/8-bit mode: DAT2 line or read wait 1-bit mode: Read wait	I/O
SDHC_D3	4-/8-bit mode: DAT3 line or configured as card detection pin 1-bit mode: May be configured as card detection pin	I/O
SDHC_D4	DAT4 line in 8-bit mode Not used in other modes	I/O
SDHC_D5	DAT5 line in 8-bit mode Not used in other modes	I/O

Table continues on the next page...

**Table 58-1. SDHC signal descriptions (continued)**

Signal	Description	I/O
SDHC_D6	DAT6 line in 8-bit mode Not used in other modes	I/O
SDHC_D7	DAT7 line in 8-bit mode Not used in other modes	I/O

## 58.4 Memory map and register definition

This section includes the module memory map and detailed descriptions of all registers.

### SDHC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400B_1000	DMA System Address Register (SDHC_DSADDR)	32	R/W	0000_0000h	<a href="#">58.4.1/2007</a>
400B_1004	Block Attributes Register (SDHC_BLKATTR)	32	R/W	0000_0000h	<a href="#">58.4.2/2008</a>
400B_1008	Command Argument Register (SDHC_CMDARG)	32	R/W	0000_0000h	<a href="#">58.4.3/2009</a>
400B_100C	Transfer Type Register (SDHC_XFERTYP)	32	R/W	0000_0000h	<a href="#">58.4.4/2010</a>
400B_1010	Command Response 0 (SDHC_CMDRSP0)	32	R	0000_0000h	<a href="#">58.4.5/2014</a>
400B_1014	Command Response 1 (SDHC_CMDRSP1)	32	R	0000_0000h	<a href="#">58.4.6/2015</a>
400B_1018	Command Response 2 (SDHC_CMDRSP2)	32	R	0000_0000h	<a href="#">58.4.7/2015</a>
400B_101C	Command Response 3 (SDHC_CMDRSP3)	32	R	0000_0000h	<a href="#">58.4.8/2015</a>
400B_1020	Buffer Data Port Register (SDHC_DATPORT)	32	R/W	0000_0000h	<a href="#">58.4.9/2017</a>
400B_1024	Present State Register (SDHC_PRSTAT)	32	R	0000_0000h	<a href="#">58.4.10/2017</a>
400B_1028	Protocol Control Register (SDHC_PROCTL)	32	R/W	0000_0020h	<a href="#">58.4.11/2022</a>
400B_102C	System Control Register (SDHC_SYSCTL)	32	R/W	0000_8008h	<a href="#">58.4.12/2026</a>

*Table continues on the next page...*


## SDHC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400B_1030	Interrupt Status Register (SDHC_IRQSTAT)	32	R/W	0000_0000h	58.4.13/ 2029
400B_1034	Interrupt Status Enable Register (SDHC_IRQSTATEN)	32	R/W	117F_013Fh	58.4.14/ 2035
400B_1038	Interrupt Signal Enable Register (SDHC_IRQSIGEN)	32	R/W	0000_0000h	58.4.15/ 2038
400B_103C	Auto CMD12 Error Status Register (SDHC_AC12ERR)	32	R	0000_0000h	58.4.16/ 2040
400B_1040	Host Controller Capabilities (SDHC_HTCAPBLT)	32	R	07F3_0000h	58.4.17/ 2043
400B_1044	Watermark Level Register (SDHC_WML)	32	R/W	0010_0010h	58.4.18/ 2045
400B_1050	Force Event Register (SDHC_FEVT)	32	W (always reads zero)	0000_0000h	58.4.19/ 2046
400B_1054	ADMA Error Status Register (SDHC_ADMAES)	32	R	0000_0000h	58.4.20/ 2048
400B_1058	ADMA System Address Register (SDHC_DSADDR)	32	R/W	0000_0000h	58.4.21/ 2050
400B_10C0	Vendor Specific Register (SDHC_VENDOR)	32	R/W	0000_0001h	58.4.22/ 2051
400B_10C4	MMC Boot Register (SDHC_MMBOOT)	32	R/W	0000_0000h	58.4.23/ 2052
400B_10FC	Host Controller Version (SDHC_HOSTVER)	32	R	0000_1201h	58.4.24/ 2053

## 58.4.1 DMA System Address Register (SDHC\_DSADDR)

This register contains the physical system memory address used for DMA transfers.

Address: SDHC\_DSADDR is 400B\_1000h base + 0h offset = 400B\_1000h



## SDHC\_DSADDR field descriptions

Field	Description
31–2 DSADDR	DMA System Address

Table continues on the next page...


**SDHC\_DSADDR field descriptions (continued)**

Field	Description
	<p>This register contains the 32-bit system memory address for a DMA transfer. Since the address must be word (4 bytes) align, the least 2 bits are reserved, always 0. When the SDHC stops a DMA transfer, this register points to the system address of the next contiguous data position. It can be accessed only when no transaction is executing (i.e. after a transaction has stopped). Read operation during transfers may return an invalid value. The host driver shall initialize this register before starting a DMA transaction. After DMA has stopped, the system address of the next contiguous data position can be read from this register. This register is protected during a data transfer. When data lines are active, write to this register is ignored. The host driver shall wait, until the PRSSTAT[DLA] is cleared, before writing to this register.</p> <p>The SDHC internal DMA does not support a virtual memory system. It only supports continuous physical memory access. And due to AHB burst limitations, if the burst must cross the 1 KB boundary, SDHC will automatically change SEQ burst type to NSEQ.</p> <p>Since this register supports dynamic address reflecting, when IRQSTAT[TC] bit is set, it automatically alters the value of internal address counter, so SW cannot change this register when IRQSTAT[TC] bit is set.</p>
1-0 Reserved	This read-only field is reserved and always has the value zero.

**58.4.2 Block Attributes Register (SDHC\_BLKATTR)**

This register is used to configure the number of data blocks and the number of bytes in each block.

Address: SDHC\_BLKATTR is 400B\_1000h base + 4h offset = 400B\_1004h



**SDHC\_BLKATTR field descriptions**

Field	Description
31-16 BLKCNT	<p>Blocks Count For Current Transfer</p> <p>This register is enabled when the XFERTYP[BCEN] is set to 1 and is valid only for multiple block transfers. For single block transfer, this register will always read as 1. The host driver shall set this register to a value between 1 and the maximum block count. The SDHC decrements the block count after each block transfer and stops when the count reaches zero. Setting the block count to 0 results in no data blocks being transferred.</p> <p>This register should be accessed only when no transaction is executing (that is after transactions are stopped). During data transfer, read operations on this register may return an invalid value and write operations are ignored.</p> <p>When saving transfer content as a result of a suspend command, the number of blocks yet to be transferred can be determined by reading this register. The reading of this register should be applied after transfer is paused by stop at block gap operation and before sending the command marked as suspend. This is because when suspend command is sent out, SDHC will regard the current transfer is aborted and change BLKCNT back to its original value instead of keeping the dynamical indicator of remained block count.</p>

*Table continues on the next page...*


## SDHC\_BLKATTR field descriptions (continued)

Field	Description
	<p>When restoring transfer content prior to issuing a resume command, the host driver shall restore the previously saved block count.</p> <p><b>NOTE:</b> Although the BLKCNT field is 0 after reset, the read of reset value is 0x1. This is because when XFERTYP[MSBSEL] bit is 0, indicating a single block transfer, the read value of BLKCNT is always 1.</p> <p>0000h Stop count            0001h 1 block            0002h 2 blocks            ...            FFFFh 65535 blocks</p>
15–13 Reserved	This read-only field is reserved and always has the value zero.
12–0 BLKSIZE	<p>Transfer Block Size</p> <p>This register specifies the block size for block data transfers. Values ranging from 1 byte up to the maximum buffer size can be set. It can be accessed only when no transaction is executing (that is after a transaction has stopped). Read operations during transfers may return an invalid value, and write operations will be ignored.</p> <p>000h No data transfer            001h 1 Byte            002h 2 Bytes            003h 3 Bytes            004h 4 Bytes            ...            1FFh 511 Bytes            200h 512 Bytes            ...            800h 2048 Bytes            ...            1000h 4096 Bytes</p>

## 58.4.3 Command Argument Register (SDHC\_CMDARG)

This register contains the SD/MMC command argument.

Address: SDHC\_CMDARG is 400B\_1000h base + 8h offset = 400B\_1008h



## SDHC\_CMDARG field descriptions

Field	Description
31–0 CMDARG	Command Argument  The SD/MMC command argument is specified as bits 39-8 of the command format in the SD or MMC specification. This register is write protected when the PRSSTAT[CDIHB0] bit is set.

## 58.4.4 Transfer Type Register (SDHC\_XFERTYP)

This register is used to control the operation of data transfers. The host driver shall set this register before issuing a command followed by a data transfer, or before issuing a resume command. To prevent data loss, the SDHC prevents writing to the bits, that are involved in the data transfer of this register, when data transfer is active. These bits are DPSEL, MBSEL, DTDSEL, AC12EN, BCEN and DMAEN.

The host driver shall check the PRSSTAT[CDIHB] and the PRSSTAT[CIHB] before writing to this register. When the PRSSTAT[CDIHB] is set, any attempt to send a command with data by writing to this register is ignored; when the PRSSTAT[CIHB] bit is set, any write to this register is ignored.

On sending commands with data transfer involved, it is mandatory that the block size is non-zero. Besides, block count must also be non-zero, or indicated as single block transfer (bit 5 of this register is '0' when written), or block count is disabled (bit 1 of this register is '0' when written), otherwise SDHC will ignore the sending of this command and do nothing. For write command, with all above restrictions, it is also mandatory that the write protect switch is not active (WPSPL bit of Present State Register is '1'), otherwise SDHC will also ignore the command.

If the commands with data transfer does not receive the response in 64 clock cycles, i.e., response time-out, SDHC will regard the external device does not accept the command and abort the data transfer. In this scenario, the driver should issue the command again to re-try the transfer. It is also possible that for some reason the card responds the command but SDHC does not receive the response, and if it is internal DMA (either simple DMA or ADMA) read operation, the external system memory is over-written by the internal DMA with data sent back from the card.

The following table shows the summary of how register settings determine the type of data transfer.

**Table 58-7. Transfer Type Register Setting for Various Transfer Types**

Multi/Single block select	Block count enable	Block count	Function
0	Don't care	Don't care	Single transfer

*Table continues on the next page...*

**Table 58-7. Transfer Type Register Setting for Various Transfer Types (continued)**

Multi/Single block select	Block count enable	Block count	Function
1	0	Don't care	Infinite transfer
1	1	Positive number	Multiple transfer
1	1	Zero	No data transfer

The following table shows the relationship between the XFERTYP[CICEN] and XFERTYP[CCCEN], in regards to the XFERTYP[RSPTYP] as well as the name of the response type.

**Table 58-8. Relationship Between Parameters and the Name of the Response Type**

Response type (RSPTYP)	Index check enable (CICEN)	CRC check enable (CCCEN)	Name of response type
00	0	0	No Response
01	0	1	IR2
10	0	0	R3,R4
10	1	1	R1,R5,R6
11	1	1	R1b,R5b

### NOTE

- In the SDIO specification, response type notation for R5b is not defined. R5 includes R5b in the SDIO specification. But R5b is defined in this specification to specify that the SDHC will check the busy status after receiving a response. For example, usually CMD52 is used with R5, but the I/O abort command shall be used with R5b.
- The CRC field for R3 and R4 is expected to be all 1 bits. The CRC check shall be disabled for these response types.

## Memory map and register definition

Address: SDHC\_XFERTYP is 400B\_1000h base + Ch offset = 400B\_100Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0		CMDINX						CMDTYP		DPSEL	CICEN	CCGEN	0	RSPTYP	
W	[Shaded]		[Shaded]						[Shaded]		[Shaded]	[Shaded]	[Shaded]	[Shaded]	[Shaded]	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								MSBSEL	DTDSEL	0	ACT12EN	BCEN	DMAEN		
W	[Shaded]								[Shaded]	[Shaded]	[Shaded]	[Shaded]	[Shaded]	[Shaded]		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SDHC\_XFERTYP field descriptions

Field	Description
31–30 Reserved	This read-only field is reserved and always has the value zero.
29–24 CMDINX	Command Index  These bits shall be set to the command number that is specified in bits 45-40 of the command-format in the SD Memory Card Physical Layer Specification and SDIO Card Specification.
23–22 CMDTYP	Command Type  There are three types of special commands: suspend, resume and abort. These bits shall be set to 00b for all other commands. <ul style="list-style-type: none"> <li>• Suspend command: If the suspend command succeeds, the SDHC shall assume that the card bus has been released and that it is possible to issue the next command which uses the DAT line. Since the SDHC does not monitor the content of command response, it does not know if the suspend command succeeded or not. It is the host driver's responsibility to check the status of the suspend command and send another command marked as suspend to inform the SDHC that a suspend command was successfully issued. After the end bit of command is sent, the SDHC de-asserts read wait for read transactions and stops checking busy for write transactions. In 4-bit mode, the interrupt cycle starts. If the suspend command fails, the SDHC will maintain its current state, and the host driver shall restart the transfer by setting the PROCTL[CREQ].</li> <li>• Resume command: The host driver re-starts the data transfer by restoring the registers saved before sending the suspend command and then sends the resume command. The SDHC will check for a pending busy state before starting write transfers.</li> <li>• Abort command: If this command is set when executing a read transfer, the SDHC will stop reads to the buffer. If this command is set when executing a write transfer, the SDHC will stop driving the DAT line. After issuing the abort command, the host driver should issue a software reset (abort transaction).</li> </ul> 00b Normal other commands 01b Suspend CMD52 for writing bus suspend in CCCR 10b Resume CMD52 for writing function select in CCCR 11b Abort CMD12, CMD52 for writing I/O abort in CCCR
21 DPSEL	Data Present Select

Table continues on the next page...

## SDHC\_XFERTYP field descriptions (continued)

Field	Description
	<p>This bit is set to 1 to indicate that data is present and shall be transferred using the DAT line. It is set to 0 for the following:</p> <ul style="list-style-type: none"> <li>• Commands using only the CMD line (for example: CMD52).</li> <li>• Commands with no data transfer, but using the busy signal on DAT[0] line (R1b or R5b, for example: CMD38).</li> </ul> <p><b>NOTE:</b> In resume command, this bit shall be set, and other bits in this register shall be set the same as when the transfer was initially launched. When the Write Protect switch is on, (i.e. the WPSPL bit is active as '0'), any command with a write operation will be ignored. That is to say, when this bit is set, while the DTSEL bit is 0, writes to the register Transfer Type are ignored.</p> <p>0b No data present 1b Data present</p>
20 CICEN	<p>Command Index Check Enable</p> <p>If this bit is set to 1, the SDHC will check the index field in the response to see if it has the same value as the command index. If it is not, it is reported as a command index error. If this bit is set to 0, the index field is not checked.</p> <p>0b Disable 1b Enable</p>
19 CCEN	<p>Command CRC Check Enable</p> <p>If this bit is set to 1, the SDHC shall check the CRC field in the response. If an error is detected, it is reported as a Command CRC Error. If this bit is set to 0, the CRC field is not checked. The number of bits checked by the CRC field value changes according to the length of the response.</p> <p>0b Disable 1b Enable</p>
18 Reserved	This read-only field is reserved and always has the value zero.
17–16 RSPTYP	<p>Response Type Select</p> <p>00b No response 01b Response length 136 10b Response length 48 11b Response length 48, check busy after response</p>
15–6 Reserved	This read-only field is reserved and always has the value zero.
5 MSBSEL	<p>Multi/Single Block Select</p> <p>This bit enables multiple block DAT line data transfers. For any other commands, this bit shall be set to 0. If this bit is 0, it is not necessary to set the block count register.</p> <p>0b Single block 1b Multiple blocks</p>
4 DTSEL	<p>Data Transfer Direction Select</p> <p>This bit defines the direction of DAT line data transfers. The bit is set to 1 by the host driver to transfer data from the SD card to the SDHC and is set to 0 for all other commands.</p>

*Table continues on the next page...*


**SDHC\_XFERTYP field descriptions (continued)**

Field	Description
	0b Write (host to card) 1b Read (card to host)
3 Reserved	This read-only field is reserved and always has the value zero.
2 AC12EN	Auto CMD12 Enable  Multiple block transfers for memory require a CMD12 to stop the transaction. When this bit is set to 1, the SDHC will issue a CMD12 automatically when the last block transfer has completed. The host driver shall not set this bit to issue commands that do not require CMD12 to stop a multiple block data transfer. In particular, secure commands defined in File Security Specification (see reference list) do not require CMD12. In single block transfer, the SDHC will ignore this bit no matter if it is set or not.  0b Disable 1b Enable
1 BCEN	Block Count Enable  This bit is used to enable the Block Count register, which is only relevant for multiple block transfers. When this bit is 0, the internal counter for block is disabled, which is useful in executing an infinite transfer.  0b Disable 1b Enable
0 DMAEN	DMA Enable  This bit enables DMA functionality. If this bit is set to 1, a DMA operation shall begin when the host driver sets the DPSEL bit of this register. Whether the simple DMA, or the advanced DMA, is active depends on the PROCTL[DMAS].  0b Disable 1b Enable

**58.4.5 Command Response 0 (SDHC\_CMDRSP0)**

This register is used to store part 0 of the response bits from the card.

Address: SDHC\_CMDRSP0 is 400B\_1000h base + 10h offset = 400B\_1010h




**SDHC\_CMDRSP0 field descriptions**

Field	Description
31–0 CMDRSP0	Command Response 0

### 58.4.6 Command Response 1 (SDHC\_CMDRSP1)

This register is used to store part 1 of the response bits from the card.

Address: SDHC\_CMDRSP1 is 400B\_1000h base + 14h offset = 400B\_1014h




#### SDHC\_CMDRSP1 field descriptions

Field	Description
31–0 CMDRSP1	Command Response 1

### 58.4.7 Command Response 2 (SDHC\_CMDRSP2)

This register is used to store part 2 of the response bits from the card.

Address: SDHC\_CMDRSP2 is 400B\_1000h base + 18h offset = 400B\_1018h



#### SDHC\_CMDRSP2 field descriptions

Field	Description
31–0 CMDRSP2	Command Response 2

### 58.4.8 Command Response 3 (SDHC\_CMDRSP3)

This register is used to store part 3 of the response bits from the card.

The following table describes the mapping of command responses from the SD bus to command response registers for each response type. In the table, R[ ] refers to a bit range within the response data as transmitted on the SD bus.

**Table 58-13. Response bit definition for each response type**


Response type	Meaning of response	Response field	Response register
R1,R1b (normal response)	Card status	R[39:8]	CMDRSP0
R1b (Auto CMD12 response)	Card status for auto CMD12	R[39:8]	CMDRSP3
R2 (CID, CSD register)	CID/CSD register [127:8]	R[127:8]	{CMDRSP3[23:0], CMDRSP2, CMDRSP1, CMDRSP0}
R3 (OCR register)	OCR register for memory	R[39:8]	CMDRSP0
R4 (OCR register)	OCR register for I/O etc.	R[39:8]	CMDRSP0
R5, R5b	SDIO response	R[39:8]	CMDRSP0
R6 (Publish RCA)	New published RCA[31:16] and card status[15:0]	R[39:9]	CMDRSP0

This table shows that most responses with a length of 48 (R[47:0]) have 32-bit of the response data (R[39:8]) stored in the CMDRSP0 register. Responses of type R1b (auto CMD12 responses) have response data bits (R[39:8]) stored in the CMDRSP3 register. Responses with length 136 (R[135:0]) have 120-bit of the response data (R[127:8]) stored in the CMDRSP0, 1, 2, and 3 registers.

To be able to read the response status efficiently, the SDHC only stores part of the response data in the command response registers. This enables the host driver to efficiently read 32-bit of response data in one read cycle on a 32-bit bus system. Parts of the response, the index field and the CRC, are checked by the SDHC (as specified by the XFERTYP[CICEN] and the XFERTYP[CCEN] bits) and generate an error interrupt if any error is detected. The bit range for the CRC check depends on the response length. If the response length is 48, the SDHC will check R[47:1], and if the response length is 136 the SDHC will check R[119:1].

Since the SDHC may have a multiple block data transfer executing concurrently with a CMD\_wo\_DAT command, the SDHC stores the auto CMD12 response in the CMDRSP3 register. The CMD\_wo\_DAT response is stored in CMDRSP0. This allows the SDHC to avoid overwriting the Auto CMD12 response with the CMD\_wo\_DAT and vice versa. When the SDHC modifies part of the command response registers, as shown in the table above, it preserves the unmodified bits.

Address: SDHC\_CMDRSP3 is 400B\_1000h base + 1Ch offset = 400B\_101Ch




**SDHC\_CMDRSP3 field descriptions**

Field	Description
31–0 CMDRSP3	Command Response 3

**58.4.9 Buffer Data Port Register (SDHC\_DATPORT)**

This is a 32-bit data port register used to access the internal buffer and it can not be updated in idle mode.

Address: SDHC\_DATPORT is 400B\_1000h base + 20h offset = 400B\_1020h

**SDHC\_DATPORT field descriptions**

Field	Description
31–0 DATCONT	Data Content  The Buffer Data Port register is for 32-bit data access by the CPU or the external DMA. When the internal DMA is enabled, any write to this register is ignored, and any read from this register will always yield 0s.

**58.4.10 Present State Register (SDHC\_PRSTAT)**

The host driver can get status of the SDHC from this 32-bit read only register.

**NOTE**

The host driver can issue CMD0, CMD12, CMD13 (for memory) and CMD52 (for SDIO) when the DAT lines are busy during a data transfer. These commands can be issued when Command Inhibit (CIHB) is set to zero. Other commands shall be issued when Command Inhibit (CDIHB) is set to zero. Possible changes to the SD Physical Specification may add other commands to this list in the future.

## Memory map and register definition

Address: SDHC\_PRSSTAT is 400B\_1000h base + 24h offset = 400B\_1024h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
R	DLSL								CLSL	0							CINS
W	[Shaded]																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0				BREN	BWEN	RTA	WTA	SDOFF	PEROFF	HCKOFF	IPGOFF	SDSTB	DLA	CDIHB	CIHB	
W	[Shaded]																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

### SDHC\_PRSSTAT field descriptions

Field	Description
31–24 DLSL	<p>DAT Line Signal Level</p> <p>This status is used to check the DAT line level to recover from errors, and for debugging. This is especially useful in detecting the busy signal level from DAT[0]. The reset value is effected by the external pullup/pulldown resistors. By default, the read value of this bit field after reset is 8'b11110111, when DAT[3] is pulled down and the other lines are pulled up.</p> <p>DAT[0] Data 0 line signal level            DAT[1] Data 1 line signal level            DAT[2] Data 2 line signal level            DAT[3] Data 3 line signal level            DAT[4] Data 4 line signal level            DAT[5] Data 5 line signal level            DAT[6] Data 6 line signal level            DAT[7] Data 7 line signal level</p>
23 CLSL	<p>CMD Line Signal Level</p> <p>This status is used to check the CMD line level to recover from errors, and for debugging. The reset value is effected by the external pullup/pulldown resistor, by default, the read value of this bit after reset is 1b, when the command line is pulled up.</p>
22–17 Reserved	This read-only field is reserved and always has the value zero.
16 CINS	<p>Card Inserted</p> <p>This bit indicates whether a card has been inserted. The SDHC debounces this signal so that the host driver will not need to wait for it to stabilize. Changing from a 0 to 1 generates a card insertion interrupt in the interrupt status register. Changing from a 1 to 0 generates a card removal interrupt in the interrupt status register. A write to the force event register does not effect this bit.</p>

Table continues on the next page...

## SDHC\_PRSTAT field descriptions (continued)

Field	Description
	<p>The SYSCTL[RSTA] does not effect this bit.A software reset does not effect this bit.</p> <p>0b Power on reset or no card 1b Card inserted</p>
15–12 Reserved	This read-only field is reserved and always has the value zero.
11 BREN	<p>Buffer Read Enable</p> <p>This status bit is used for non-DMA read transfers. The SDHC may implement multiple buffers to transfer data efficiently. This read only flag indicates that valid data exists in the host side buffer. If this bit is high, valid data greater than the watermark level exist in the buffer. This read only flag indicates that valid data exists in the host side buffer.</p> <p>0b Read disable, valid data less than the watermark level exist in the buffer. 1b Read enable, valid data greater than the watermark level exist in the buffer.</p>
10 BWEN	<p>Buffer Write Enable</p> <p>This status bit is used for non-DMA write transfers. The SDHC can implement multiple buffers to transfer data efficiently. This read only flag indicates if space is available for write data. If this bit is 1, valid data greater than the watermark level can be written to the buffer.This read only flag indicates if space is available for write data.</p> <p>0b Write disable, the buffer can hold valid data less than the write watermark level. 1b Write enable, the buffer can hold valid data greater than the write watermark level.</p>
9 RTA	<p>Read Transfer Active</p> <p>This status bit is used for detecting completion of a read transfer. This bit is set for either of the following conditions:</p> <ul style="list-style-type: none"> <li>• After the end bit of the read command.</li> <li>• When writing a 1 to the PROCTL[CREQ] to restart a read transfer.</li> </ul> <p>A transfer complete interrupt is generated when this bit changes to 0. This bit is cleared for either of the following conditions:</p> <ul style="list-style-type: none"> <li>• When the last data block as specified by block length is transferred to the system, that is all data are read away from SDHC internal buffer.</li> <li>• When all valid data blocks have been transferred from SDHC internal buffer to the system and no current block transfers are being sent as a result of the stop at block gap request being set to 1.</li> </ul> <p>0b No valid data 1b Transferring data</p>
8 WTA	<p>Write Transfer Active</p> <p>This status bit indicates a write transfer is active. If this bit is 0, it means no valid write data exists in the SDHC.</p> <p>This bit is set in either of the following cases:</p> <ul style="list-style-type: none"> <li>• After the end bit of the write command.</li> <li>• When writing 1 to the PROCTL[CREQ] to restart a write transfer.</li> </ul> <p>This bit is cleared in either of the following cases:</p> <ul style="list-style-type: none"> <li>• After getting the CRC status of the last data block as specified by the transfer count (single and multiple).</li> <li>• After getting the CRC status of any block where data transmission is about to be stopped by a stop at block gap request.</li> </ul>

*Table continues on the next page...*

## SDHC\_PRSTAT field descriptions (continued)

Field	Description
	<p>During a write transaction, a block gap event interrupt is generated when this bit is changed to 0, as result of the stop at block gap request being set. This status is useful for the host driver in determining when to issue commands during write busy state.</p> <p>0b No valid data 1b Transferring data</p>
7 SDOFF	<p>SD Clock Gated Off Internally</p> <p>This status bit indicates that the SD clock is internally gated off, because of buffer over/under-run or read pause without read wait assertion, or the driver has cleared SYSCTL[SDCLKEN] bit to stop the SD clock. This bit is for the host driver to debug data transaction on the SD bus.</p> <p>0b SD clock is active 1b SD clock is gated off</p>
6 PEROFF	<p>SDHC clock Gated Off Internally</p> <p>This status bit indicates that the SDHC clock is internally gated off. This bit is for the host driver to debug transaction on the SD bus. When INITA bit is set, SDHC sending 80 clock cycles to the card, the SDCLKEN bit must be '1' to enable the output card clock, otherwise the</p> <p>SDHC clock will never be gate off, so SDHC clock and bus clock will be always active.</p> <p>0b SDHC clock is active 1b SDHC clock is gated off</p>
5 HCKOFF	<p>System Clock Gated Off Internally</p> <p>This status bit indicates that the system clock is internally gated off. This bit is for the host driver to debug during a data transfer.</p> <p>0b System clock is active 1b System clock is gated off</p>
4 IPGOFF	<p>Bus Clock Gated Off Internally</p> <p>This status bit indicates that the bus clock is internally gated off. This bit is for the host driver to debug.</p>

*Table continues on the next page...*

## SDHC\_PRSTAT field descriptions (continued)

Field	Description
	0b Bus clock is active 1b Bus clock is gated off
3 SDSTB	SD Clock Stable  This status bit indicates that the internal card clock is stable. This bit is for the host driver to poll clock status when changing the clock frequency. It is recommended to clear SYSCTL[SDCLKEN] bit to remove glitch on the card clock when the frequency is changing.  0b Clock is changing frequency and not stable 1b Clock is stable
2 DLA	Data Line Active This status bit indicates whether one of the DAT lines on the SD bus is in use.  <b>In the case of read transactions:</b>  This status indicates if a read transfer is executing on the SD bus. Changes in this value from 1 to 0, between data blocks, generates a block gap event interrupt in the interrupt status register.  This bit will be set in either of the following cases: <ul style="list-style-type: none"> <li>• After the end bit of the read command.</li> <li>• When writing a 1 to the PROCTL[CREQ] to restart a read transfer.</li> </ul> This bit will be cleared in either of the following cases: <ol style="list-style-type: none"> <li>1. When the end bit of the last data block is sent from the SD bus to the SDHC.</li> <li>2. When the read wait state is stopped by a suspend command and the DAT2 line is released.</li> </ol> The SDHC will wait at the next block gap by driving read wait at the start of the interrupt cycle. If the read wait signal is already driven (data buffer cannot receive data), the SDHC can wait for a current block gap by continuing to drive the read wait signal. It is necessary to support read wait in order to use the suspend / resume function. This bit will remain 1 during read wait.  <b>In the case of write transactions:</b>  This status indicates that a write transfer is executing on the SD bus. Changes in this value from 1 to 0 generate a transfer complete interrupt in the interrupt status register.  This bit will be set in either of the following cases: <ul style="list-style-type: none"> <li>• After the end bit of the write command.</li> <li>• When writing to 1 to the PROCTL[CREQ] to continue a write transfer.</li> </ul> This bit will be cleared in either of the following cases: <ul style="list-style-type: none"> <li>• When the SD card releases write busy of the last data block, the SDHC will also detect if the output is not busy. If the SD card does not drive the busy signal after the CRC status is received, the SDHC shall assume the card drive “Not busy”.</li> <li>• When the SD card releases write busy, prior to waiting for write transfer, and as a result of a stop at block gap request.</li> </ul> <b>In the case of command with busy pending:</b>  This status indicates that a busy state follows the command and the data line is in use. This bit will be cleared when the DAT0 line is released.  0b DAT line inactive 1b DAT line active
1 CDIHB	Command Inhibit (DAT)

Table continues on the next page...

## SDHC\_PRSTAT field descriptions (continued)

Field	Description
	<p>This status bit is generated if either the DLA or the RTA is set to 1. If this bit is 0, it indicates that the SDHC can issue the next SD/MMC Command. Commands with a busy signal belong to CDIHB (e.g. R1b, R5b type). Except in the case when the command busy is finished, changing from 1 to 0 generates a transfer complete interrupt in the interrupt status register.</p> <p><b>NOTE:</b> The SD host driver can save registers for a suspend transaction after this bit has changed from 1 to 0.</p> <p>0b Can issue command which uses the DAT line 1b Cannot issue command which uses the DAT line</p>
0 CIHB	<p>Command Inhibit (CMD)</p> <p>If this status bit is 0, it indicates that the CMD line is not in use and the SDHC can issue a SD/MMC Command using the CMD line.</p> <p>This bit is set also immediately after the transfer type register is written. This bit is cleared when the command response is received. Even if the CDIHB bit is set to 1, Commands using only the CMD line can be issued if this bit is 0. Changing from 1 to 0 generates a command complete interrupt in the interrupt status register. If the SDHC cannot issue the command because of a command conflict error (Refer to command CRC error) or because of a command not issued by auto CMD12 error, this bit will remain 1 and the command complete is not set. The status of issuing an auto CMD12 does not show on this bit.</p> <p>0b Can issue command using only CMD line 1b Cannot issue command</p>

### 58.4.11 Protocol Control Register (SDHC\_PROCTL)

There are three cases to restart the transfer after stop at the block gap. Which case is appropriate depends on whether the SDHC issues a suspend command or the SD card accepts the suspend command.

1. If the host driver does not issue a suspend command, the continue request shall be used to restart the transfer.
2. If the host driver issues a suspend command and the SD card accepts it, a resume command shall be used to restart the transfer.
3. If the host driver issues a suspend command and the SD card does not accept it, the continue request shall be used to restart the transfer.

Any time stop at block gap request stops the data transfer, the host driver shall wait for a transfer complete (in the interrupt status register), before attempting to restart the transfer. When restarting the data transfer by continue request, the host driver shall clear the stop at block gap request before or simultaneously.

Address: SDHC\_PROCTL is 400B\_1000h base + 28h offset = 400B\_1028h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0					WECRM	WECINS	WECINT	0				IABG	RWCTL	CREQ	SABGREQ
W	[Shaded]								[Shaded]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0					DMAS		CDSS	CDTL	EMODE		D3CD	DTW		LCTL	
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

**SDHC\_PROCTL field descriptions**

Field	Description
31–27 Reserved	This read-only field is reserved and always has the value zero.
26 WECRM	<p>Wakeup Event Enable On SD Card Removal</p> <p>This bit enables a wakeup event, via IRQSTAT[CRM]. FN_WUS (Wake Up Support) in CIS does not effect this bit. When this bit is set, the IRQSTAT[CRM] and the SDHC interrupt can be asserted without SD_CLK toggling. When the wakeup feature is not enabled, the SD_CLK must be active in order to assert the IRQSTAT[CRM] and the SDHC interrupt.</p> <p>0b Disabled 1b Enabled</p>
25 WECINS	<p>Wakeup Event Enable On SD Card Insertion</p> <p>This bit enables a wakeup event, via IRQSTAT[CINS]. FN_WUS (Wake Up Support) in CIS does not effect this bit. When this bit is set, the IRQSTATEN[CINSEN] and the SDHC interrupt can be asserted without SD_CLK toggling. When the wakeup feature is not enabled, the SD_CLK must be active in order to assert the IRQSTATEN[CINSEN] and the SDHC interrupt.</p> <p>0b Disabled 1b Enabled</p>
24 WECINT	<p>Wakeup Event Enable On Card Interrupt</p> <p>This bit enables a wakeup event, via IRQSTAT[CINT]. This bit can be set to 1 if FN_WUS (Wake Up Support) in CIS is set to 1. When this bit is set, the card interrupt status and the SDHC interrupt can be asserted without SD_CLK toggling. When the wakeup feature is not enabled, the SD_CLK must be active in order to assert the card interrupt status and the SDHC interrupt.</p> <p>0b Disabled 1b Enabled</p>
23–20 Reserved	This read-only field is reserved and always has the value zero.
19 IABG	Interrupt At Block Gap

Table continues on the next page...

## SDHC\_PROCTL field descriptions (continued)

Field	Description
	<p>This bit is valid only in 4-bit mode, of the SDIO card, and selects a sample point in the interrupt cycle. Setting to 1 enables interrupt detection at the block gap for a multiple block transfer. Setting to 0 disables interrupt detection during a multiple block transfer. If the SDIO card can't signal an interrupt during a multiple block transfer, this bit should be set to 0 to avoid an inadvertent interrupt. When the host driver detects an SDIO card insertion, it shall set this bit according to the CCCR of the card.</p> <p>0b Disabled 1b Enabled</p>
18 RWCTL	<p>Read Wait Control</p> <p>The read wait function is optional for SDIO cards. If the card supports read wait, set this bit to enable use of the read wait protocol to stop read data using the DAT[2] line. Otherwise the SDHC has to stop the SD Clock to hold read data, which restricts commands generation. When the host driver detects an SDIO card insertion, it shall set this bit according to the CCCR of the card. If the card does not support read wait, this bit shall never be set to 1, otherwise DAT line conflicts may occur. If this bit is set to 0, stop at block gap during read operation is also supported, but the SDHC will stop the SD Clock to pause reading operation.</p> <p>0b Disable read wait control, and stop SD clock at block gap when SABGREQ bit is set. 1b Enable read wait control, and assert read wait without stopping SD clock at block gap when SABGREQ bit is set.</p>
17 CREQ	<p>Continue Request</p> <p>This bit is used to restart a transaction which was stopped using the PROCTL[SABGREQ]. When a suspend operation is not accepted by the card, it is also by setting this bit to restart the paused transfer. To cancel stop at the block gap, set PROCTL[SABGREQ] to 0 and set this bit to 1 to restart the transfer.</p> <p>The SDHC automatically clears this bit, therefore it is not necessary for the host driver to set this bit to 0. If both PROCTL[SABGREQ] and this bit are 1, the continue request is ignored.</p> <p>0b No effect 1b Restart</p>
16 SABGREQ	<p>Stop At Block Gap Request</p> <p>This bit is used to stop executing a transaction at the next block gap for both DMA and non-DMA transfers. Until the IRQSTATEN[TCSEN] is set to 1, indicating a transfer completion, the host driver shall leave this bit set to 1. Clearing both the PROCTL[SABGREQ] and PROCTL[CREQ] does not cause the transaction to restart. Read Wait is used to stop the read transaction at the block gap. The SDHC will honor the PROCTL[SABGREQ] for write transfers, but for read transfers it requires that the SDIO card support read wait. Therefore, the host driver shall not set this bit during read transfers unless the SDIO card supports read wait and has set the PROCTL[RWCTL] to 1, otherwise the SDHC will stop the SD bus clock to pause the read operation during block gap. In the case of write transfers in which the host driver writes data to the data port register, the host driver shall set this bit after all block data is written. If this bit is set to 1, the host driver shall not write data to the data port register after a block is sent. Once this bit is set, the host driver shall not clear this bit before the IRQSTATEN[TCSEN] is set, otherwise the SDHC's behavior is undefined.</p> <p>This bit effects PRSSTAT[RTA], PRSSTAT[WTA], PRSSTAT[CDIHB].</p> <p>0b Transfer 1b Stop</p>
15–10 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

## SDHC\_PROCTL field descriptions (continued)

Field	Description
9–8 DMAS	<p>DMA Select</p> <p>This field is valid while DMA (SDMA or ADMA) is enabled and selects the DMA operation.</p> <p>00 No DMA or simple DMA is selected  01 ADMA1 is selected  10 ADMA2 is selected  11 Reserved</p>
7 CDSS	<p>Card Detect Signal Selection</p> <p>This bit selects the source for the card detection.</p> <p>0b Card detection level is selected (for normal purpose)  1b Card detection test level is selected (for test purpose)</p>
6 CDTL	<p>Card Detect Test Level</p> <p>This bit is enabled while the CDSS is set to 1 and it indicates card insertion.</p> <p>0b Card detect test level is 0, no card inserted  1b Card detect test level is 1, card inserted</p>
5–4 EMODE	<p>Endian Mode</p> <p>The SDHC supports all four endian modes in data transfer.</p> <p>00b Big endian mode  01b Half word big endian mode  10b Little endian mode  11b Reserved</p>
3 D3CD	<p>DAT3 as Card Detection Pin</p> <p>If this bit is set, DAT3 should be pulled down to act as a card detection pin. Be cautious when using this feature, because DAT3 is also a chip-select for the SPI mode. A pulldown on this pin and CMD0 may set the card into the SPI mode, which the SDHC does not support. Note: Keep this bit set if SDIO interrupt is used.</p> <p>0b DAT3 does not monitor card Insertion  1b DAT3 as card detection pin</p>
2–1 DTW	<p>Data Transfer Width</p> <p>This bit selects the data width of the SD bus for a data transfer. The host driver shall set it to match the data width of the card. Possible data transfer width is 1-bit, 4-bits or 8-bits.</p> <p>00b 1-bit mode  01b 4-bit mode  10b 8-bit mode  11b Reserved</p>
0 LCTL	<p>LED Control</p> <p>This bit, fully controlled by the host driver, is used to caution the user not to remove the card while the card is being accessed. If the software is going to issue multiple SD commands, this bit can be set during</p>

*Table continues on the next page...*

**SDHC\_PROCTL field descriptions (continued)**

Field	Description
	all these transactions. It is not necessary to change for each transaction. When the software issues multiple SD commands, setting the bit once before the first command is sufficient: it is not necessary to reset the bit between commands.
0b	LED off
1b	LED on

**58.4.12 System Control Register (SDHC\_SYSCTL)**

Address: SDHC\_SYSCTL is 400B\_1000h base + 2Ch offset = 400B\_102Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0				INITA	0	0	0	0				DTCV			
W						RSTD	RSTC	RSTA								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SDCLKFS								DVS				SDCLKEN	PEREN	HCKEN	IPGEN
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

**SDHC\_SYSCTL field descriptions**

Field	Description
31–28 Reserved	This read-only field is reserved and always has the value zero.
27 INITA	<p>Initialization Active</p> <p>When this bit is set, 80 SD-clocks are sent to the card. After the 80 clocks are sent, this bit is self cleared. This bit is very useful during the card power-up period when 74 SD-clocks are needed and the clock auto gating feature is enabled. Writing 1 to this bit when this bit is already 1 has no effect. Writing 0 to this bit at any time has no effect. When either of the PRSSTAT[CIHB] and PRSSTAT[CDIHB] bits are set, writing 1 to this bit is ignored (i.e. when command line or data lines are active, write to this bit is not allowed). On the otherhand, when this bit is set, i.e., during intialization active period, it is allowed to issue command, and the command bit stream will appear on the CMD pad after all 80 clock cycles are done. So when this command ends, the driver can make sure the 80 clock cycles are sent out. This is very useful when the driver needs send 80 cycles to the card and does not want to wait till this bit is self cleared.</p>
26 RSTD	<p>Software Reset For DAT Line</p> <p>Only part of the data circuit is reset. DMA circuit is also reset. The following registers and bits are cleared by this bit:</p> <ul style="list-style-type: none"> <li>• Data port register</li> <li>• Buffer is cleared and initialized.Present State register</li> <li>• Buffer Read Enable</li> </ul>

Table continues on the next page...

## SDHC\_SYSCTL field descriptions (continued)

Field	Description
	<ul style="list-style-type: none"> <li>• Buffer Write Enable</li> <li>• Read Transfer Active</li> <li>• Write Transfer Active</li> <li>• DAT Line Active</li> <li>• Command Inhibit (DAT) Protocol Control register</li> <li>• Continue Request</li> <li>• Stop At Block Gap Request Interrupt Status register</li> <li>• Buffer Read Ready</li> <li>• Buffer Write Ready</li> <li>• DMA Interrupt</li> <li>• Block Gap Event</li> <li>• Transfer Complete</li> </ul> <p>0b No reset 1b Reset</p>
25 RSTC	<p>Software Reset For CMD Line Only part of the command circuit is reset. The following registers and bits are cleared by this bit:</p> <ul style="list-style-type: none"> <li>• PRSSTAT[CIHB]</li> <li>• IRQSTAT[CC]</li> </ul> <p>0b No reset 1b Reset</p>
24 RSTA	<p>Software Reset For ALL</p> <p>This reset effects the entire host controller except for the card detection circuit. Register bits of type ROC, RW, RW1C, RWAC are cleared. During its initialization, the host driver shall set this bit to 1 to reset the SDHC. The SDHC shall reset this bit to 0 when the capabilities registers are valid and the host driver can read them. Additional use of software reset for all does not affect the value of the capabilities registers. After this bit is set, it is recommended that the host driver reset the external card and re-initialize it.</p> <p>0b No reset 1b Reset</p>
23–20 Reserved	This read-only field is reserved and always has the value zero.
19–16 DTCV	<p>Data Timeout Counter Value</p> <p>This value determines the interval by which DAT line timeouts are detected. Refer to the IRQSTAT[DTOE] for information on factors that dictate time-out generation. Time-out clock frequency will be generated by dividing the base clock SDCLK value by this value.</p> <p>The host driver can clear the IRQSTATEN[DTOESEN] to prevent inadvertent time-out events.</p> <p>0000b SDCLK x 2<sup>13</sup> 0001b SDCLK x 2<sup>14</sup> ... 1110b SDCLK x 2<sup>27</sup> 1111b Reserved</p>
15–8 SDCLKFS	<p>SDCLK Frequency Select</p> <p>This register is used to select the frequency of the SDCLK pin. The frequency is not programmed directly, rather this register holds the prescaler (this register) and divisor (next register) of the base clock frequency register.</p>

Table continues on the next page...

## SDHC\_SYSCTL field descriptions (continued)

Field	Description
	<p>Setting 00h bypasses the frequency prescaler of the SD Clock. Multiple bits must not be set, or the behavior of this prescaler is undefined. The two default divider values can be calculated by the frequency of SDHC clock and the following divisor bits.</p> <p>The frequency of SDCLK is set by the following formula: Clock frequency = (Base clock) / (prescaler x divisor)</p> <p>For example, if the base clock frequency is 96 MHz, and the target frequency is 25 MHz, then choosing the prescaler value of 01h and divisor value of 1h will yield 24 MHz, which is the nearest frequency less than or equal to the target. Similarly, to approach a clock value of 400 kHz, the prescaler value of 08h and divisor value of eh yields the exact clock value of 400 kHz. The reset value of this bit field is 80h, so if the input base clock (SDHC clock) is about 96 MHz, the default SD clock after reset is 375 kHz.</p> <p>According to the SD Physical Specification Version 1.1 and the SDIO Card Specification Version 1.2, the maximum SD clock frequency is 50 MHz and shall never exceed this limit.</p> <p>Only the following settings are allowed:</p> <p>01h Base clock divided by 2  02h Base clock divided by 4  04h Base clock divided by 8  08h Base clock divided by 16  10h Base clock divided by 32  20h Base clock divided by 64  40h Base clock divided by 128  80h Base clock divided by 256</p>
7-4 DVS	<p>Divisor</p> <p>This register is used to provide a more exact divisor to generate the desired SD clock frequency. Note the divider can even support odd divisor without deterioration of duty cycle.</p> <p>The setting are as following:</p> <p>0h Divisor by 1  1h Divisor by 2  ...  Eh Divisor by 15  Fh Divisor by 16</p>
3 SDCLKEN	<p>SD Clock Enable</p> <p>The host controller shall stop SDCLK when writing this bit to 0. SDCLK frequency can be changed when this bit is 0. Then, the host controller shall maintain the same clock frequency until SDCLK is stopped (stop at SDCLK = 0). If the IRQSTAT[CINS] is cleared, this bit should be cleared by the host driver to save power.</p>
2 PEREN	<p>Peripheral Clock Enable</p> <p>If this bit is set, SDHC clock will always be active and no automatic gating is applied. Thus the SDCLK is active except for when auto gating-off during buffer danger (buffer about to over-run or under-run). When this bit is cleared, the SDHC clock will be automatically off whenever there is no transaction on the SD bus. Since this bit is only a feature enabling bit, clearing this bit does not stop SDCLK immediately. The SDHC clock will be internally gated off, if none of the following factors are met:</p> <ul style="list-style-type: none"> <li>• The cmd part is reset, or</li> <li>• Data part is reset, or</li> <li>• A soft reset, or</li> <li>• The cmd is about to send, or</li> <li>• Clock divisor is just updated, or</li> </ul>

Table continues on the next page...

**SDHC\_SYSCTL field descriptions (continued)**

Field	Description
	<ul style="list-style-type: none"> <li>• Continue request is just set, or</li> <li>• This bit is set, or</li> <li>• Card insertion is detected, or</li> <li>• Card removal is detected, or</li> <li>• Card external interrupt is detected, or</li> <li>• 80 clocks for initialization phase is ongoing</li> </ul> <p>0b SDHC clock will be internally gated off 1b SDHC clock will not be automatically gated off</p>
1 HCKEN	<p>System Clock Enable</p> <p>If this bit is set, system clock will always be active and no automatic gating is applied. When this bit is cleared, system clock will be automatically off when no data transfer is on the SD bus.</p> <p>0b System clock will be internally gated off 1b System clock will not be automatically gated off</p>
0 IPGEN	<p>IPG Clock Enable</p> <p>If this bit is set, bus clock will always be active and no automatic gating is applied. The bus clock will be internally gated off, if none of the following factors are met:</p> <ul style="list-style-type: none"> <li>• The cmd part is reset, or</li> <li>• Data part is reset, or</li> <li>• Soft reset, or</li> <li>• The cmd is about to send, or</li> <li>• Clock divisor is just updated, or</li> <li>• Continue request is just set, or</li> <li>• This bit is set, or</li> <li>• Card insertion is detected, or</li> <li>• Card removal is detected, or</li> <li>• Card external interrupt is detected, or</li> <li>• The SDHC clock is not gated off</li> </ul> <p><b>NOTE:</b> The bus clock will not be auto gated off if the SDHC clock is not gated off. So clearing only this bit has no effect unless the PEREN bit is also cleared.</p> <p>0b Bus clock will be internally gated off 1b Bus clock will not be automatically gated off</p>

**58.4.13 Interrupt Status Register (SDHC\_IRQSTAT)**

An interrupt is generated when the Normal Interrupt Signal Enable is enabled and at least one of the status bits is set to 1. For all bits, writing 1 to a bit clears it; writing to 0 keeps the bit unchanged. More than one status can be cleared with a single register write. For Card Interrupt, before writing 1 to clear, it is required that the card stops asserting the interrupt, meaning that when the Card Driver services the interrupt condition, otherwise the CINT bit will be asserted again.

The table below shows the relationship between the CTOE and the CC bits.

**Table 58-19. SDHC status for CTOE/CC bit combinations**

Command complete	Command timeout error	Meaning of the status
0	0	X
X	1	Response not received within 64 SDCLK cycles
1	0	Response received

The table below shows the relationship between the Transfer Complete and the Data Timeout Error.

**Table 58-20. SDHC status for data timeout error/transfer complete bit combinations**

Transfer complete	Data timeout error	Meaning of the status
0	0	X
0	1	Timeout occurred during transfer
1	X	Data transfer complete

The table below shows the relationship between the command CRC error (CCE) and command timeout error (CTOE).

**Table 58-21. SDHC status for CCE/CTOE Bit Combinations**

Command complete	Command timeout error	Meaning of the status
0	0	No error
0	1	Response timeout error
1	0	Response CRC error
1	1	CMD line conflict

Address: SDHC\_IRQSTAT is 400B\_1000h base + 30h offset = 400B\_1030h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0			DMAE	0			AC12E	0	DEBE	DCE	DTOE	CIE	CEBE	CCE	CTOE
W	w1c			w1c	w1c			w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0							CINT	CRM	CINS	BRR	BWR	DINT	BGE	TC	CC
W	w1c							w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SDHC\_IRQSTAT field descriptions**

Field	Description
31–29 Reserved	This read-only field is reserved and always has the value zero.
28 DMAE	<p>DMA Error</p> <p>Occurs when an Internal DMA transfer has failed. This bit is set to 1, when some error occurs in the data transfer. This error can be caused by either Simple DMA or ADMA, depending on which DMA is in use. The value in DMA System Address register is the next fetch address where the error occurs. Since any error corrupts the whole data block, the host driver shall re-start the transfer from the corrupted block boundary. The address of the block boundary can be calculated either from the current DSADDR value or from the remaining number of blocks and the block size.</p> <p>0b No Error 1b Error</p>
27–25 Reserved	This read-only field is reserved and always has the value zero.
24 AC12E	<p>Auto CMD12 Error</p> <p>Occurs when detecting that one of the bits in the Auto CMD12 Error Status register has changed from 0 to 1. This bit is set to 1, not only when the errors in Auto CMD12 occur, but also when the Auto CMD12 is not executed due to the previous command error.</p> <p>0b No Error 1b Error</p>
23 Reserved	This read-only field is reserved and always has the value zero.
22 DEBE	<p>Data End Bit Error</p> <p>Occurs either when detecting 0 at the end bit position of read data, which uses the DAT line, or at the end bit position of the CRC.</p>

Table continues on the next page...

## SDHC\_IRQSTAT field descriptions (continued)

Field	Description
	0b No Error 1b Error
21 DCE	Data CRC Error  Occurs when detecting a CRC error when transferring read data, which uses the DAT line, or when detecting the Write CRC status having a value other than 010.  0b No Error 1b Error
20 DTE	Data Timeout Error  Occurs when detecting one of following time-out conditions. <ul style="list-style-type: none"> <li>• Busy time-out for R1b,R5b type</li> <li>• Busy time-out after Write CRC status</li> <li>• Read Data time-out</li> </ul> 0b No Error 1b Time out
19 CIE	Command Index Error  Occurs if a Command Index error occurs in the command response.  0b No Error 1b Error
18 CEBE	Command End Bit Error  Occurs when detecting that the end bit of a command response is 0.  0b No Error 1b End Bit Error Generated
17 CCE	Command CRC Error  Command CRC Error is generated in two cases. <ul style="list-style-type: none"> <li>• If a response is returned and the Command Timeout Error is set to 0 (indicating no time-out), this bit is set when detecting a CRC error in the command response.</li> <li>• The SDHC detects a CMD line conflict by monitoring the CMD line when a command is issued. If the SDHC drives the CMD line to 1, but detects 0 on the CMD line at the next SDCLK edge, then the SDHC shall abort the command (Stop driving CMD line) and set this bit to 1. The Command Timeout Error shall also be set to 1 to distinguish CMD line conflict.</li> </ul> 0b No Error 1b CRC Error Generated
16 CTOE	Command Timeout Error  Occurs only if no response is returned within 64 SDCLK cycles from the end bit of the command. If the SDHC detects a CMD line conflict, in which case a Command CRC Error shall also be set, this bit shall be set without waiting for 64 SDCLK cycles. This is because the command will be aborted by the SDHC.  0b No Error 1b Time out

Table continues on the next page...

## SDHC\_IRQSTAT field descriptions (continued)

Field	Description
15–9 Reserved	This read-only field is reserved and always has the value zero.
8 CINT	<p>Card Interrupt</p> <p>This status bit is set when an interrupt signal is detected from the external card. In 1-bit mode, the SDHC will detect the Card Interrupt without the SD Clock to support wakeup. In 4-bit mode, the card interrupt signal is sampled during the interrupt cycle, so the interrupt from card can only be sampled during interrupt cycle, introducing some delay between the interrupt signal from the SDIO card and the interrupt to the host system. Writing this bit to 1 can clear this bit, but as the interrupt factor from the SDIO card does not clear, this bit is set again. In order to clear this bit, it is required to reset the interrupt factor from the external card followed by a writing 1 to this bit.</p> <p>When this status has been set, and the host driver needs to service this interrupt, the Card Interrupt Signal Enable in the Interrupt Signal Enable register should be 0 to stop driving the interrupt signal to the host system. After completion of the card interrupt service (It should reset the interrupt factors in the SDIO card and the interrupt signal may not be asserted), write 1 to clear this bit, set the Card Interrupt Signal Enable to 1, and start sampling the interrupt signal again.</p> <p>0b No Card Interrupt 1b Generate Card Interrupt</p>
7 CRM	<p>Card Removal</p> <p>This status bit is set if the Card Inserted bit in the Present State register changes from 1 to 0. When the host driver writes this bit to 1 to clear this status, the status of the Card Inserted in the Present State register should be confirmed. Because the card state may possibly be changed when the host driver clears this bit and the interrupt event may not be generated. When this bit is cleared, it will be set again if no card is inserted. In order to leave it cleared, clear the Card Removal Status Enable bit in Interrupt Status Enable register.</p> <p>0b Card state unstable or inserted 1b Card removed</p>
6 CINS	<p>Card Insertion</p> <p>This status bit is set if the Card Inserted bit in the Present State register changes from 0 to 1. When the host driver writes this bit to 1 to clear this status, the status of the Card Inserted in the Present State register should be confirmed. Because the card state may possibly be changed when the host driver clears this bit and the interrupt event may not be generated. When this bit is cleared, it will be set again if a card is inserted. In order to leave it cleared, clear the Card Inserted Status Enable bit in Interrupt Status Enable register.</p> <p>0b Card state unstable or removed 1b Card inserted</p>
5 BRR	<p>Buffer Read Ready</p> <p>This status bit is set if the Buffer Read Enable bit, in the Present State register, changes from 0 to 1. Refer to the Buffer Read Enable bit in the Present State register for additional information.</p> <p>0b Not ready to read buffer 1b Ready to read buffer</p>
4 BWR	<p>Buffer Write Ready</p> <p>This status bit is set if the Buffer Write Enable bit, in the Present State register, changes from 0 to 1. Refer to the Buffer Write Enable bit in the Present State register for additional information.</p>

*Table continues on the next page...*

## SDHC\_IRQSTAT field descriptions (continued)

Field	Description
	0b Not ready to write buffer 1b Ready to write buffer
3 DINT	DMA Interrupt  Occurs only when the internal DMA finishes the data transfer successfully. Whenever errors occur during data transfer, this bit will not be set. Instead, the DMAE bit will be set. Either Simple DMA or ADMA finishes data transferring, this bit will be set.  0b No DMA Interrupt 1b DMA Interrupt is generated
2 BGE	Block Gap Event  If the PROCTL[SABGREQ] is set, this bit is set when a read or write transaction is stopped at a block gap. If PROCTL[SABGREQ] is not set to 1, this bit is not set to 1.  In the case of a read transaction: This bit is set at the falling edge of the DAT line active status (When the transaction is stopped at SD Bus timing). The read wait must be supported in order to use this function.  In the case of write transaction: This bit is set at the falling edge of write transfer active status (After getting CRC status at SD bus timing).  0b No block gap event 1b Transaction stopped at block gap
1 TC	Transfer Complete  This bit is set when a read or write transfer is completed.  In the case of a read transaction: This bit is set at the falling edge of the read transfer active status. There are two cases in which this interrupt is generated. The first is when a data transfer is completed as specified by the data length (after the last data has been read to the host system). The second is when data has stopped at the block gap and completed the data transfer by setting the PROCTL[SABGREQ] (after valid data has been read to the host system).  In the case of a write transaction: This bit is set at the falling edge of the DAT line active status. There are two cases in which this interrupt is generated. The first is when the last data is written to the SD card as specified by the data length and the busy signal is released. The second is when data transfers are stopped at the block gap, by setting the PROCTL[SABGREQ], and the data transfers are completed. (after valid data is written to the SD card and the busy signal released).  0b Transfer not complete 1b Transfer complete
0 CC	Command Complete  This bit is set when you receive the end bit of the command response (except Auto CMD12). Refer to the PRSSTAT[CIHB].  0b Command not complete 1b Command complete

### 58.4.14 Interrupt Status Enable Register (SDHC\_IRQSTATEN)

Setting the bits in this register to 1 enables the corresponding interrupt status to be set by the specified event. If any bit is cleared, the corresponding interrupt status bit is also cleared (i.e. when the bit in this register is cleared, the corresponding bit in interrupt status register is always 0).

#### NOTE

- Depending on PROCTL[IABG] bit setting, SDHC may be programmed to sample the card interrupt signal during the interrupt period and hold its value in the flip-flop. There will be some delays on the card interrupt, asserted from the card, to the time the host system is informed.
- To detect a CMD line conflict, the host driver must set both IRQSTATEN[CTOESEN] and IRQSTATEN[CCESSEN] to 1.

Address: SDHC\_IRQSTATEN is 400B\_1000h base + 34h offset = 400B\_1034h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0			DMAESEN	0			AC12ESEN	0	DEBESEN	DCESEN	DTOESEN	CIESEN	CEBESEN	CCESSEN	CTOESEN
W	0			DMAESEN	0			AC12ESEN	0	DEBESEN	DCESEN	DTOESEN	CIESEN	CEBESEN	CCESSEN	CTOESEN
Reset	0	0	0	1	0	0	0	1	0	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0							CINTSEN	CRMSSEN	CINSEN	BRRSSEN	BWRSEN	DINTSEN	BGESEN	TCSEN	CCSEN
W	0							CINTSEN	CRMSSEN	CINSEN	BRRSSEN	BWRSEN	DINTSEN	BGESEN	TCSEN	CCSEN
Reset	0	0	0	0	0	0	0	1	0	0	1	1	1	1	1	1

#### SDHC\_IRQSTATEN field descriptions

Field	Description
31–29 Reserved	This read-only field is reserved and always has the value zero.
28 DMAESEN	DMA Error Status Enable 0b Masked 1b Enabled
27–25 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

## SDHC\_IRQSTATEN field descriptions (continued)

Field	Description
24 AC12ESEN	Auto CMD12 Error Status Enable  0b Masked 1b Enabled
23 Reserved	This read-only field is reserved and always has the value zero.
22 DEBESEN	Data End Bit Error Status Enable  0b Masked 1b Enabled
21 DCESEN	Data CRC Error Status Enable  0b Masked 1b Enabled
20 DTESEN	Data Timeout Error Status Enable  0b Masked 1b Enabled
19 CIESEN	Command Index Error Status Enable  0b Masked 1b Enabled
18 CEBESEN	Command End Bit Error Status Enable  0b Masked 1b Enabled
17 CCESEN	Command CRC Error Status Enable  0b Masked 1b Enabled
16 CTESEN	Command Timeout Error Status Enable  0b Masked 1b Enabled
15–9 Reserved	This read-only field is reserved and always has the value zero.
8 CINTSEN	Card Interrupt Status Enable  If this bit is set to 0, the SDHC will clear the interrupt request to the system. The card interrupt detection is stopped when this bit is cleared and restarted when this bit is set to 1. The host driver should clear the this bit before servicing the card interrupt and should set this bit again after all interrupt requests from the card are cleared to prevent inadvertent interrupts.  0b Masked 1b Enabled
7 CRMSEN	Card Removal Status Enable

*Table continues on the next page...*

## SDHC\_IRQSTATEN field descriptions (continued)

Field	Description
	0b Masked 1b Enabled
6 CINSEN	Card Insertion Status Enable  0b Masked 1b Enabled
5 BRRSEN	Buffer Read Ready Status Enable  0b Masked 1b Enabled
4 BWRSEN	Buffer Write Ready Status Enable  0b Masked 1b Enabled
3 DINTSEN	DMA Interrupt Status Enable  0b Masked 1b Enabled
2 BGESEN	Block Gap Event Status Enable  0b Masked 1b Enabled
1 TCSEN	Transfer Complete Status Enable  0b Masked 1b Enabled
0 CCSEN	Command Complete Status Enable  0b Masked 1b Enabled

### 58.4.15 Interrupt Signal Enable Register (SDHC\_IRQSIGEN)

This register is used to select which interrupt status is indicated to the host system as the interrupt. These status bits all share the same interrupt line. Setting any of these bits to 1 enables interrupt generation. The corresponding status register bit will generate an interrupt when the corresponding interrupt signal enable bit is set.

Address: SDHC\_IRQSIGEN is 400B\_1000h base + 38h offset = 400B\_1038h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0			DMAEIEN	0			AC12EIEN	0	DEBEIEN	DCEIEN	DTOEIEN	CIEIEN	CEBEIEN	CCEIEN	CTOEIEN
W	[Masked]			DMAEIEN	[Masked]			AC12EIEN	[Masked]	DEBEIEN	DCEIEN	DTOEIEN	CIEIEN	CEBEIEN	CCEIEN	CTOEIEN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0							CINTIEN	CRMIEN	CINSIEN	BRIIEN	BWRIEN	DINTIEN	BGEIEN	TCIEN	CCIEN
W	[Masked]							CINTIEN	CRMIEN	CINSIEN	BRIIEN	BWRIEN	DINTIEN	BGEIEN	TCIEN	CCIEN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SDHC\_IRQSIGEN field descriptions**

Field	Description
31–29 Reserved	This read-only field is reserved and always has the value zero.
28 DMAEIEN	DMA Error Interrupt Enable 0b Masked 1b Enabled
27–25 Reserved	This read-only field is reserved and always has the value zero.
24 AC12EIEN	Auto CMD12 Error Interrupt Enable 0b Masked 1b Enabled
23 Reserved	This read-only field is reserved and always has the value zero.
22 DEBEIEN	Data End Bit Error Interrupt Enable 0b Masked 1b Enabled

Table continues on the next page...

## SDHC\_IRQSIGEN field descriptions (continued)

Field	Description
21 DCEIEN	Data CRC Error Interrupt Enable 0b Masked 1b Enabled
20 DTOEIEIN	Data Timeout Error Interrupt Enable 0b Masked 1b Enabled
19 CIEIEN	Command Index Error Interrupt Enable 0b Masked 1b Enabled
18 CEBEIEN	Command End Bit Error Interrupt Enable 0b Masked 1b Enabled
17 CCEIEN	Command CRC Error Interrupt Enable 0b Masked 1b Enabled
16 CTOEIEN	Command Timeout Error Interrupt Enable 0b Masked 1b Enabled
15–9 Reserved	This read-only field is reserved and always has the value zero.
8 CINTIEN	Card Interrupt Enable 0b Masked 1b Enabled
7 CRMIEN	Card Removal Interrupt Enable 0b Masked 1b Enabled
6 CINSIEN	Card Insertion Interrupt Enable 0b Masked 1b Enabled
5 BRRIEN	Buffer Read Ready Interrupt Enable 0b Masked 1b Enabled
4 BWRIEN	Buffer Write Ready Interrupt Enable 0b Masked 1b Enabled

Table continues on the next page...

**SDHC\_IRQSIGEN field descriptions (continued)**

Field	Description
3 DINTIEN	DMA Interrupt Enable 0b Masked 1b Enabled
2 BGEIEN	Block Gap Event Interrupt Enable 0b Masked 1b Enabled
1 TCIEN	Transfer Complete Interrupt Enable 0b Masked 1b Enabled
0 CCIEN	Command Complete Interrupt Enable 0b Masked 1b Enabled

**58.4.16 Auto CMD12 Error Status Register (SDHC\_AC12ERR)**

When the AC12ESEN bit in the Status register is set, the host driver shall check this register to identify what kind of error the Auto CMD12 indicated. This register is valid only when the Auto CMD12 Error status bit is set.

The following table shows the relationship between the Auto CMGD12 CRC error and the Auto CMD12 command timeout error.

**Table 58-25. Relationship Between Command CRC Error and Command Timeout Error for Auto CMD12**

Auto CMD12 CRC error	Auto CMD12 timeout error	Type of error
0	0	No error
0	1	Response timeout error
1	0	Response CRC error
1	1	CMD line conflict


Changes in Auto CMD12 Error Status register can be classified in three scenarios:

- When the SDHC is going to issue an auto CMD12.
  - Set bit 0 to 1 if the auto CMD12 can't be issued due to an error in the previous command.
  - Set bit 0 to 0 if the auto CMD12 is issued.

2. At the end bit of an auto CMD12 response.
  - Check errors correspond to bits 1-4.
  - Set bits 1-4 corresponding to detected errors.
  - Clear bits 1-4 corresponding to detected errors.
3. Before reading the auto CMD12 error status bit 7.
  - Set bit 7 to 1 if there is a command that can't be issued.
  - Clear bit 7 if there is no command to issue.

The timing for generating the auto CMD12 error and writing to the command register are asynchronous. After that, bit 7 shall be sampled when the driver is not writing to the command register. So it is suggested to read this register only when the IRQSTAT[AC12E] is set. An Auto CMD12 error interrupt is generated when one of the error bits (0-4) is set to 1. The command not issued by auto CMD12 error does not generate an interrupt.

Address: SDHC\_AC12ERR is 400B\_1000h base + 3Ch offset = 400B\_103Ch



## SDHC\_AC12ERR field descriptions

Field	Description
31–8 Reserved	This read-only field is reserved and always has the value zero.
7 CNIBAC12E	Command Not Issued By Auto CMD12 Error  Setting this bit to 1 means CMD_wo_DAT is not executed due to an auto CMD12 error (D04-D01) in this register.  0b No error 1b Not issued
6–5 Reserved	This read-only field is reserved and always has the value zero.
4 AC12IE	Auto CMD12 Index Error  Occurs if the command index error occurs in response to a command.  0b No error 1b Error, the CMD index in response is not CMD12
3 AC12CE	Auto CMD12 CRC Error  Occurs when detecting a CRC error in the command response.  0b No CRC error 1b CRC Error met in auto CMD12 Response
2 AC12EBE	Auto CMD12 End Bit Error  Occurs when detecting that the end bit of command response is 0 which should be 1.  0b No error 1b End bit error generated
1 AC12TOE	Auto CMD12 Timeout Error  Occurs if no response is returned within 64 SDCLK cycles from the end bit of the command. If this bit is set to 1, the other error status bits (2-4) have no meaning.  0b No error 1b Time out
0 AC12NE	Auto CMD12 Not Executed  If memory multiple block data transfer is not started, due to a command error, this bit is not set because it is not necessary to issue an auto CMD12. Setting this bit to 1 means the SDHC cannot issue the auto CMD12 to stop a memory multiple block data transfer due to some error. If this bit is set to 1, other error status bits (1-4) have no meaning.  0b Executed 1b Not executed

### 58.4.17 Host Controller Capabilities (SDHC\_HTCAPBLT)

This register provides the host driver with information specific to the SDHC implementation. The value in this register is the power-on-reset value, and does not change with a software reset. Any write to this register is ignored.

Address: SDHC\_HTCAPBLT is 400B\_1000h base + 40h offset = 400B\_1040h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0					VS18	VS30	VS33	SRS	DMAS	HSS	ADMAS	0	MBL		
W	[Greyed out]															
Reset	0	0	0	0	0	1	1	1	1	1	1	1	0	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0															
W	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### SDHC\_HTCAPBLT field descriptions

Field	Description
31–27 Reserved	This read-only field is reserved and always has the value zero.
26 VS18	Voltage Support 1.8 V This bit shall depend on the host system ability. 0b 1.8 V not supported 1b 1.8 V supported
25 VS30	Voltage Support 3.0 V This bit shall depend on the host system ability. 0b 3.0 V not supported 1b 3.0 V supported
24 VS33	Voltage Support 3.3 V This bit shall depend on the host system ability.

Table continues on the next page...

## SDHC\_HTCAPBLT field descriptions (continued)

Field	Description
	0b 3.3 V not supported 1b 3.3 V supported
23 SRS	Suspend/Resume Support  This bit indicates whether the SDHC supports suspend / resume functionality. If this bit is 0, the suspend and resume mechanism, as well as the read Wwait, are not supported, and the host driver shall not issue either suspend or resume commands.  0b Not supported 1b Supported
22 DMAS	DMA Support  This bit indicates whether the SDHC is capable of using the internal DMA to transfer data between system memory and the data buffer directly.  0b DMA not supported 1b DMA supported
21 HSS	High Speed Support  This bit indicates whether the SDHC supports high speed mode and the host system can supply a SD Clock frequency from 25 MHz to 50 MHz.  0b High speed not supported 1b High speed supported
20 ADMAS	ADMA Support  This bit indicates whether the SDHC supports the ADMA feature.  0b Advanced DMA not supported 1b Advanced DMA supported
19 Reserved	This read-only field is reserved and always has the value zero.
18–16 MBL	Max Block Length  This value indicates the maximum block size that the host driver can read and write to the buffer in the SDHC. The buffer shall transfer block size without wait cycles.  000b 512 bytes 001b 1024 bytes 010b 2048 bytes 011b 4096 bytes
15–0 Reserved	This read-only field is reserved and always has the value zero.

## 58.4.18 Watermark Level Register (SDHC\_WML)

Both write and read watermark levels (FIFO threshold) are configurable. Their value can range from 1 to 128 words. Both write and read burst lengths are also configurable. Their value can range from 1 to 31 words.

Address: SDHC\_WML is 400B\_1000h base + 44h offset = 400B\_1044h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0			0				WRWML									0		0			RDWML											
W																																	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

### SDHC\_WML field descriptions

Field	Description
31–29 Reserved	This read-only field is reserved and always has the value zero.
28–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 WRWML	Write Watermark Level  The number of words used as the watermark level (FIFO threshold) in a DMA write operation. Also the number of words as a sequence of write bursts in back-to-back mode. The maximum legal value for the write watermark level is 128.
15–13 Reserved	This read-only field is reserved and always has the value zero.
12–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 RDWML	Read Watermark Level  The number of words used as the watermark level (FIFO threshold) in a DMA read operation. Also the number of words as a sequence of read bursts in back-to-back mode. The maximum legal value for the read watermark level is 128.

### 58.4.19 Force Event Register (SDHC\_FEVT)

The force event register is not a physically implemented register. Rather, it is an address at which the interrupt status register can be written if the corresponding bit of the interrupt status enable register is set. This register is a write only register and writing 0 to it has no effect. Writing 1 to this register actually sets the corresponding bit of interrupt status register. A read from this register always results in 0's. In order to change the corresponding status bits in the interrupt status register, make sure to set SYSCTL[IPGEN] so that bus clock is always active.

Forcing a card interrupt will generate a short pulse on the DAT[1] line, and the driver may treat this interrupt as a normal interrupt. The interrupt service routine may skip polling the card interrupt factor as the interrupt is self cleared.

Address: SDHC\_FEVT is 400B\_1000h base + 50h offset = 400B\_1050h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0			0				0		0	0	0	0	0	0	0
W	CINT	0		DMAE		0		AC12E	0	DEBE	DCE	DTOE	CIE	CEBE	CCE	CTOE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R									0			0	0	0	0	0
W				0					CNIBAC12E		0	AC12IE	AC12EBE	AC12CE	AC12TOE	AC12NE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SDHC\_FEVT field descriptions**

Field	Description
31 CINT	Force Event Card Interrupt  Writing 1 to this bit generates a short low-level pulse on the internal DAT[1] line, as if a self clearing interrupt was received from the external card. If enabled, the CINT bit will be set and the interrupt service routine may treat this interrupt as a normal interrupt from the external card.

Table continues on the next page...

## SDHC\_FEVT field descriptions (continued)

Field	Description
30–29 Reserved	This field is reserved.
28 DMAE	Force Event DMA Error Forces the DMAE bit of Interrupt Status Register to be set.
27–25 Reserved	This field is reserved.
24 AC12E	Force Event Auto Command 12 Error Forces the IRQSTAT[AC12E] to be set.
23 Reserved	This field is reserved.
22 DEBE	Force Event Data End Bit Error Forces the IRQSTAT[DEBE] bit to be set.
21 DCE	Force Event Data CRC Error Forces the IRQSTAT[DCE] bit to be set.
20 DTOE	Force Event Data Time Out Error Force the IRQSTAT[DTOE] bit to be set.
19 CIE	Force Event Command Index Error Forces the IRQSTAT[CCE] bit to be set.
18 CEBE	Force Event Command End Bit Error Forces the IRQSTAT[CEBE] bit to be set.
17 CCE	Force Event Command CRC Error Forces the IRQSTAT[CCE] bit to be set.
16 CTOE	Force Event Command Time Out Error Forces the IRQSTAT[CTOE] bit to be set.
15–8 Reserved	This field is reserved.
7 CNIBAC12E	Force Event Command Not Executed By Auto Command 12 Error Forces the AC12ERR[CNIBAC12E] bit to be set.
6–5 Reserved	This field is reserved.
4 AC12IE	Force Event Auto Command 12 Index Error Forces the AC12ERR[AC12IE] bit to be set.
3 AC12EBE	Force Event Auto Command 12 End Bit Error Forces the AC12ERR[AC12EBE] bit to be set.

*Table continues on the next page...*

**SDHC\_FEVT field descriptions (continued)**

Field	Description
2 AC12CE	Force Event Auto Command 12 CRC Error Forces the AC12ERR[AC12CE] bit to be set.
1 AC12TOE	Force Event Auto Command 12 Time Out Error Forces the AC12ERR[AC12TOE] bit to be set.
0 AC12NE	Force Event Auto Command 12 Not Executed Forces the AC12ERR[AC12NE] bit to be set.

**58.4.20 ADMA Error Status Register (SDHC\_ADMAES)**

When an ADMA error interrupt has occurred, the ADMA error states field in this register holds the ADMA state and the ADMA system address register holds the address around the error descriptor.

For recovering from this error, the host driver requires the ADMA state to identify the error descriptor address as follows:

- **ST\_STOP:** Previous location set in the ADMA System Address register is the error descriptor address.
- **ST\_FDS:** Current location set in the ADMA System Address register is the error descriptor address.
- **ST\_CADR:** This state is never set because it only increments the descriptor pointer and doesn't generate an ADMA error.
- **ST\_TFR:** Previous location set in the ADMA System Address register is the error descriptor address.


In case of a write operation, the host driver should use the ACMD22 to get the number of the written block, rather than using this information, since unwritten data may exist in the host controller.

The host controller generates the ADMA error interrupt when it detects invalid descriptor data (valid = 0) in the ST\_FDS state. The host driver can distinguish this error by reading the valid bit of the error descriptor.

**Table 58-30. ADMA Error State Coding**

D01-D00	ADMA error state (when error has occurred)	Contents of ADMA system address register
00	ST_STOP (Stop DMA)	Holds the address of the next executable descriptor command
01	ST_FDS (fetch descriptor)	Holds the valid descriptor address
10	ST_CADR (change address)	No ADMA error is generated
11	ST_TFR (Transfer Data)	Holds the address of the next executable descriptor command

Address: SDHC\_ADMAES is 400B\_1000h base + 54h offset = 400B\_1054h



**SDHC\_ADMAES field descriptions**

Field	Description
31–4 Reserved	This read-only field is reserved and always has the value zero.
3 ADMADCE	ADMA Descriptor Error This error occurs when invalid descriptor is fetched by ADMA. 0b No error 1b Error
2 ADMALME	ADMA Length Mismatch Error This error occurs in the following 2 cases:

*Table continues on the next page...*


**SDHC\_ADMAES field descriptions (continued)**

Field	Description
	<ul style="list-style-type: none"> <li>While the block count enable is being set, the total data length specified by the descriptor table is different from that specified by the block count and block length.</li> <li>Total data length can not be divided by the block length.</li> </ul> <p>0b No error 1b Error</p>
1-0 ADMAES	<p>ADMA Error State (when ADMA Error is occurred.)</p> <p>This field indicates the state of the ADMA when an error has occurred during an ADMA data transfer.</p>

**58.4.21 ADMA System Address Register (SDHC\_ADSADDR)**

This register contains the physical system memory address used for ADMA transfers.

Address: SDHC\_ADSADDR is 400B\_1000h base + 58h offset = 400B\_1058h



**SDHC\_ADSADDR field descriptions**

Field	Description
31-2 ADSADDR	<p>ADMA System Address</p> <p>This register holds the word address of the executing command in the descriptor table. At the start of ADMA, the host driver shall set the start address of the Descriptor table. The ADMA engine increments this register address whenever fetching a descriptor command. When the ADMA is stopped at the block gap, this register indicates the address of the next executable descriptor command. When the ADMA error interrupt is generated, this register shall hold the valid descriptor address depending on the ADMA state. The lower 2 bits of this register is tied to '0' so the ADMA address is always word aligned. Since this register supports dynamic address reflecting, when TC bit is set, it automatically alters the value of internal address counter, so SW cannot change this register when TC bit is set.</p>
1-0 Reserved	<p>This read-only field is reserved and always has the value zero.</p>

## 58.4.22 Vendor Specific Register (SDHC\_VENDOR)

This register contains the vendor specific control/status register.

Address: SDHC\_VENDOR is 400B\_1000h base + C0h offset = 400B\_10C0h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
R	0				0				INTSTVAL								
W	[Reserved]																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	0															EXBLKNU	EXTDMAEN
W	[Reserved]																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	


### SDHC\_VENDOR field descriptions

Field	Description
31–28 Reserved	This read-only field is reserved and always has the value zero.
27–24 Reserved	This read-only field is reserved and always has the value zero.
23–16 INTSTVAL	Internal State Value  Internal state value, reflecting the corresponding state value selected by <b>Debug Select</b> field. This field is read-only and write to this field does not have effect.
15–2 Reserved	This read-only field is reserved and always has the value zero.
1 EXBLKNU	Exact block number block read enable for SDIO CMD53  This bit must be set before S/W issues CMD53 multi-block read with exact block number. This bit must not be set if the CMD53 multi-block read is not exact block number.  0 none exact block read. 1 Exact block read for SDIO CMD53.
0 EXTDMAEN	External DMA Request Enable  Enable the request to external DMA. When the internal DMA (either simple DMA or advanced DMA) is not in use, and this bit is set, SDHC will send out DMA request when the internal buffer is ready. This bit is particularly useful when transferring data by CPU polling mode, and it is not allowed to send out the external DMA request. By default, this bit is set.  0 In any scenario, SDHC does not send out external DMA request. 1 When internal DMA is not active, the external DMA request will be sent out.

### 58.4.23 MMC Boot Register (SDHC\_MMCBOOT)

This register contains the MMC fast boot control register.

Address: SDHC\_MMCBOOT is 400B\_1000h base + C4h offset = 400B\_10C4h



#### SDHC\_MMCBOOT field descriptions

Field	Description
31–16 BOOTBLKCNT	The value defines the stop at block gap value of automatic mode. When received card block cnt is equal to BOOTBLKCNT and AUTOSABGEN is 1, then stop at block gap.
15–8 Reserved	This read-only field is reserved and always has the value zero.
7 AUTOSABGEN	When boot, enable auto stop at block gap function. This function will be triggered, and host will stop at block gap when received card block cnt is equal to BOOTBLKCNT.
6 BOOTEN	Boot mode enable 0 Fast boot disable 1 Fast boot enable
5 BOOTMODE	Boot mode select 0 Normal boot 1 Alternative boot
4 BOOTACK	Boot ack mode select 0 No ack 1 Ack
3–0 DTOCVACK	Boot ACK time out counter value. 0000b SDCLK x 2 <sup>8</sup> 0001b SDCLK x 2 <sup>9</sup>

Table continues on the next page...

## SDHC\_MMBOOT field descriptions (continued)

Field	Description
0010b	SDCLK x 2 <sup>10</sup>
0011b	SDCLK x 2 <sup>11</sup>
0100b	SDCLK x 2 <sup>12</sup>
0101b	SDCLK x 2 <sup>13</sup>
0110b	SDCLK x 2 <sup>14</sup>
0111b	SDCLK x 2 <sup>15</sup>
...	
1110b	SDCLK x 2 <sup>22</sup>
1111b	Reserved

## 58.4.24 Host Controller Version (SDHC\_HOSTVER)

This register contains the vendor host controller version information. All bits are read only and will read the same as the power-reset value.

Address: SDHC\_HOSTVER is 400B\_1000h base + FCh offset = 400B\_10FCh

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0																VVN						SVN									
W	0																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	1

## SDHC\_HOSTVER field descriptions


Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–8 VVN	Vendor Version Number  These status bits are reserved for the vendor version number. The host driver shall not use this status.  00h      Freescale SDHC version 1.0 10h      Freescale SDHC version 2.0 11h      Freescale SDHC version 2.1 12h      Freescale SDHC version 2.2 All others    Reserved
7–0 SVN	Specification Version Number  These status bits indicate the host controller specification version.  01h      SD host specification version 2.0, supports test event register and ADMA. All others    Reserved

## 58.5 Functional description

The following sections provide a brief functional description of the major system blocks, including the data buffer, DMA crossbar switch interface, dual-port memory wrapper, data/command controller, clock & reset manager and clock generator.

### 58.5.1 Data buffer

The SDHC uses one configurable data buffer, so that data can be transferred between the system bus and the SD card, with an optimized manner to maximize throughput between the two clock domains (that is, the IP peripheral clock, and the master clock). The following diagram illustrates the buffer scheme. The buffer is used as temporary storage for data being transferred between the host system and the card. The watermark levels for read and write are both configurable, and can be any number from 1 to 128 words. The burst lengths for read and write are also configurable, and can be any number from 1 to 31 words.



**Figure 58-27. SDHC buffer scheme**

There are 3 transfer modes to access the data buffer:

- CPU polling mode:
  - For a host read operation, when the number of words received in the buffer meets or exceeds the RDWML watermark value, then by polling the IRQSTAT[BRR] bit the host driver can read the DATPORT register to fetch the amount of words set in the WML register from the buffer. The write operation is similar.

- External DMA mode:
  - For a read operation, when there are more words received in the buffer than the amount set in the RDWML register, a DMA request is sent out to inform the external DMA to fetch the data. The request will be immediately de-asserted when there is an access on the DATPORT register. If the number of words in the buffer after the current burst meets or exceeds RDWML value, then the DMA request is asserted again. So for instance if there are twice as many words in the buffer than the RDWML value, there are two successive DMA requests with only one cycle of de-assertion between. The write operation is similar.

Note the accesses CPU polling mode and external DMA mode both use the IP bus, and if the external DMA is enable, in both modes an external DMA request is sent out whenever the buffer is ready.

- Internal DMA mode (includes simple and advanced DMA access's):
  - The internal DMA access, either by simple or advanced DMA, is over the crossbar switch bus. For internal DMA access mode, the external DMA request will never be sent out.


For a read operation, when there are more words in the buffer than the amount set in the WML register, the internal DMA starts fetching data over the crossbar switch bus. Except INCR4 and INCR8, the burst type is always INCR mode and the burst length depends on the shortest of following factors:

1. Burst length configured in the burst length field of the WML register
2. Watermark level boundary
3. Block size boundary
4. Data boundary configured in the current descriptor (if the ADMA is active)
5. 1 KB address boundary


Write operation is similar.

Sequential and contiguous access is necessary to ensure the pointer address value is correct. Random or skipped access is not possible. The byte order, by reset, is little endian mode. The actually byte order is swapped inside the buffer, according to the endian mode configured by software, as illustrated in the following diagrams. For a host write operation, byte order is swapped after data is fetched from the buffer and ready to send to the SD bus. For a host read operation, byte order is swapped before the data is stored into the buffer.

## Functional description



**Figure 58-28. Data swap between system bus and SDHC data buffer in byte little endian mode**



**Figure 58-29. Data swap between system bus and SDHC data buffer in half word big endian mode**

### 58.5.1.1 Write operation sequence

There are three ways to write data into the buffer when the user transfers data to the card:

1. By using external DMA through the SDHC DMA request signal.
2. By processor core polling through the IRQSTAT[BWR] bit (interrupt or polling).
3. By using the internal DMA.

When the internal DMA is not used, (i.e. the XFERTYP[DMAEN] bit is not set when the command is sent), the SDHC asserts a DMA request when the amount of buffer space exceeds the value set in the WML register, and is ready for receiving new data. At the same time, the SDHC would set the IRQSTAT[BWR] bit. The buffer write ready interrupt will be generated if it is enabled by software.

When internal DMA is used, the SDHC will not inform the system before all the required number of bytes are transferred (if no error was encountered). When an error occurs during the data transfer, the SDHC will abort the data transfer and abandon the current block. The host driver should read the contents of the DSADDR to get the starting address of the abandoned data block. If the current data transfer is in multi block mode, the SDHC will not automatically send CMD12, even though the XFERTYP[AC12EN] bit is set. The host driver shall send CMD12 in this scenario and re-start the write operation from that address. It is recommended that a software reset for data be applied before the transfer is re-started after error recovery.

The SDHC will not start data transmission until the number of words set in the WML register can be held in the buffer. If the buffer is empty and the host system does not write data in time, the SDHC will stop the SD\_CLK to avoid the data buffer under-run situation.

### 58.5.1.2 Read operation sequence

There are three ways to read data from the buffer when the user transfers data to the card:

1. By using the external DMA through the SDHC DMA request signal
2. By processor core polling through the IRQSTAT[BRR] bit (interrupt or polling)
3. By using the internal DMA

When internal DMA is not used (i.e. XFERTYP[DMAEN] bit is not set when the command is sent), the SDHC asserts a DMA request when the amount of data exceeds the value set in the WML register, that is available and ready for system fetching data. At the same time, the SDHC would set the IRQSTAT[BRR] bit. The buffer read ready interrupt will be generated if it is enabled by software.

When internal DMA is used, the SDHC will not inform the system before all the required number of bytes are transferred (if no error was encountered). When an error occurs during the data transfer, the SDHC will abort the data transfer and abandon the current block. The host driver should read the content of the DMA system address register to get the starting address of the abandoned data block. If the current data transfer is in multi block mode, the SDHC will not automatically send CMD12, even though the XFERTYP[AC12EN] bit is set. The host driver shall send CMD12 in this scenario and re-start the read operation from that address. It is recommended that a software reset for data be applied before the transfer is re-started after error recovery.

For any write transfer mode, the SDHC will not start data transmission until the number of words set in the WML register are in the buffer. If the buffer is full and the Host System does not read data in time, the SDHC will stop the SDHC\_DCLK to avoid the data buffer over-run situation.

### 58.5.1.3 Data buffer and block size

The user needs to know the buffer size, for the buffer operation during a data transfer, to utilize it in the most optimized way. In the SDHC, the only data buffer can hold up to 128 words (32-bit), and the watermark levels for write and read can be configured respectively. For both read and write, the watermark level can be from 1 word to the

maximum of 128 words. For both read and write, the burst length, can be from 1 word to the maximum of 31 words. The host driver may configure the value according to the system situation and requirement.

During a multi-block data transfer, the block length may be set to any value between 1 and 4096 bytes inclusive which satisfies the requirements of the external card. The only restriction is from the external card. It might not support that large of a block or it doesn't support a partial block access (which is not the integer times of 512 bytes).

For block size not times of 4, i.e., not word aligned, SDHC requires stuff bytes at the end of each block, because SDHC treats each block individually. For example, the block size is 7 bytes, there are 12 blocks to write, the system side must write 2 times for each block, and for each block, the ending byte would be abandoned by SDHC since it only sends 7 bytes to the card and picks data from the following system write, so there would be 24 beats of write access in total.

#### **58.5.1.4 Dividing large data transfer**

This SDIO command CMD53 definition, limits the maximum data size of data transfers according to the following formula:

Max data size = Block size x Block count


The length of a multiple block transfer needs to be in block size units. If the total data length can't be divided evenly into a multiple of the block size, then there are two ways to transfer the data which depend on the function and the card design. Option 1 is for the host driver to split the transaction. The remainder of the block size data is then transferred by using a single block command at the end. Option 2 is to add dummy data in the last block to fill the block size. For option 2, the card must manage the removal of the dummy data.

The following diagram illustrates the dividing of large data transfers. Assuming a kind of WLAN SDIO card only supports block size up to 64 bytes. Although the SDHC supports a block size of up to 4096 bytes, the SDIO can only accept a block size less than 64 bytes, so the data must be divided (see example below).

## 544 Bytes WLAN Frame



WLAN Frame is divided equally into 64 byte blocks plus the remainder 32 bytes



Eight 64 byte blocks are sent in Block transfer mode and the remainder 32 bytes are sent in Byte Transfer mode



**Figure 58-30. Example for dividing large data transfers**

### 58.5.1.5 External DMA request

When the internal DMA is not in use, and external DMA request is enabled, the data buffer will generate a DMA request to the system. During a write operation, when the number of WRWML words can be held in the buffer free space, a DMA request is sent, informing the host system of a DMA write. The IRQSTAT[BWR] bit is also set, as long as the IRQSTATEN[BWRSEN] bit is set. The DMA request is immediately de-asserted when an access to the DATPORT register is made. If the buffer's free space still meets the watermark condition, the DMA request is asserted again after a cycle.

On read operation, when the number of RDWML words are already in the buffer, a DMA request is sent, informing the host system for a DMA read. The IRQSTAT[BRR] bit is also set, as long as the IRQSTATEN[BRRSEN] bit is set. The DMA request is immediately de-asserted when an access to the DATPORT register is made. If the buffer's data still meets the watermark condition, the DMA request is asserted again after a cycle.

Because the DMA burst length can't change during a data transfer for an external DMA transfer, the watermark level (read or write) must be a divisor of the block size. If it is not, transferring of the block may cause buffer under-run (read operation) or over-run (write operation). For example, if the block size is 512 bytes, the watermark level of read (or write) must be a power of two between 1 and 128. For processor core polling access, as the last access in the block transfer can be controlled by software, there is no such issue. The watermark level can be any value, even larger than the block size (but no greater than 128 words). This is because the actual number of bytes transferred by the software can be controlled and does not exceed the block size in each transfer.

The SDHC also supports non-word aligned block size, as long as the card supports that block size. In this case, the watermark level should be set as the number of words. For example, if the block size is 31 bytes, the watermark level can be set to any number of word. For this case, the BLKATTR[BLKSIZE] bits shall be set as 1fh. For the CPU polling access, the burst length can be 1 to 128 words, without restriction. This is because the software will transfer 8 words, and the SDHC will also set the IRQSTAT[BWR] or IRQSTAT[BRR] bits when the remaining data does not violate data buffer. Refer to [DMA burst length](#) for more details about the dynamic watermark level of the data buffer. For the above example, even though 8 words are transferred via the DATPORT register, the SDHC will transfer only 31 bytes over the SD bus, as required by the BLKATTR[BLKSIZE] bits. In this data transfer, with non-word aligned block size, the endian mode should be set cautiously, or invalid data will be transferred to/from the card.

## 58.5.2 DMA crossbar switch interface

The internal DMA implements a DMA engine and the crossbar switch master. When the internal DMA is enabled (XFERTYP[DMAEN] is set), the interrupt status bits are set if they are enabled. To avoid setting them, clear IRQSTATEN[BWRSEN, BRRSEN]. The following diagram illustrates the DMA crossbar switch interface block.




Figure 58-31. DMA crossbar switch interface block

### 58.5.2.1 Internal DMA request

If the watermark level requirement is met in data transfer, and the internal DMA is enabled, the data buffer block sends a DMA request to the crossbar switch interface. Meanwhile, the external DMA request signal is disabled. The delay in response from the internal DMA engine depends on the system bus loading and the priority assigned to the SDHC. The DMA engine does not respond to the request during its burst transfer, but is ready to serve as soon as the burst is over. The data buffer de-asserts the request once an access to the buffer is made. Upon access to the buffer by internal DMA, the data buffer updates its internal buffer pointer, and when the watermark level is satisfied, another DMA request is sent.

The data transfer is in the block unit, and the subsequent watermark level is always set as the remaining number of words. For instance, for a multi block data read with each block size of 31 bytes, and the burst length set to 6 words. After the first burst transfer, if there are more than 2 words in the buffer (which might contain some data of the next block), another DMA request read is sent. This is because the remaining number of words to send for the current block is  $(31 - 6 * 4) / 4 = 2$ . The SDHC will read 2 words out of the buffer, with 7 valid bytes and 1 stuff byte.

### 58.5.2.2 DMA burst length

Just like a CPU polling access, the DMA burst length for the internal DMA engine can be from 1 to 16 words. The actual burst length for the DMA depends on the lesser of the configured burst length or the remaining words of the current block. Take the example in [Internal DMA request](#) again. The following burst length after 6 words are read will be 2 words, and the next burst length will be 6 words again. This is because the next block

starts, which is 31 bytes, more than 6 words. The host driver writer may take this variable burst length into account. It is also acceptable to configure the burst length as the divisor of the block size, so that each time the burst length will be the same.

### **58.5.2.3 Crossbar switch master interface**

It is possible that the internal DMA engine could fail during the data transfer. When this error occurs, the DMA engine stops the transfer and goes to the idle state as well as the internal data buffer stops accepting incoming data. The IRQSTAT[DMAE] is set to inform the driver.

Once the DMAE interrupt is received, the software shall send a CMD12 to abort the current transfer and read the DSADDR[DSADDR] to get the starting address of the corrupted block. After the DMA error is fixed, the software should apply a data reset and re-start the transfer from this address to recover the corrupted block.

### **58.5.2.4 ADMA engine**

In the SD host controller standard, the new DMA transfer algorithm called the ADMA (advanced DMA) is defined. For simple DMA, once the page boundary is reached, a DMA interrupt will be generated and the new system address shall be programmed by the host driver. The ADMA defines the programmable descriptor table in the system memory. The host driver can calculate the system address at the page boundary and program the descriptor table before executing ADMA. It reduces the frequency of interrupts to the host system. Therefore, higher speed DMA transfers could be realized since the host MCU intervention would not be needed during long DMA based data transfers.

There are two types of ADMA: ADMA1 and ADMA2 in host controller. ADMA1 can support data transfer of 4 KB aligned data in system memory. ADMA2 improves the restriction so that data of any location and any size can be transferred in system memory. Their formats of descriptor table are different.

ADMA can recognize all kinds of descriptors define in SD host controller standard, and if 'end' flag is detected in the descriptor, ADMA will stop after this descriptor is processed.

#### **58.5.2.4.1 ADMA concept and descriptor format**

For ADMA1, including the following descriptors:

- Valid/Invalid descriptor.
- Nop descriptor.
- Set data length descriptor.
- Set data address descriptor.
- Link descriptor.
- Interrupt flag and end flag in descriptor.

For ADMA2, including the following descriptors:

- Valid/Invalid descriptor.
- Nop descriptor.
- Rsv descriptor.
- Set data length & address descriptor.
- Link descriptor.
- Interrupt flag and end flag in descriptor.

ADMA2 deals with the lower 32-bit first, and then the higher 32-bit. If the 'Valid' flag of descriptor is 0, it will ignore the high 32-bit. Address field shall be set on word aligned(lower 2-bit is always set to 0). Data length is in byte unit.

ADMA will start read/write operation after it reaches the tran state, using the data length and data address analyzed from most recent descriptor(s).

For ADMA1, the valid data length descriptor is the last set type descriptor before tran type descriptor. Every tran type will trigger a transfer, and the transfer data length is extracted from the most recent set type descriptor. If there is no set type descriptor after the previous trans descriptor, the data length will be the value for previous transfer, or 0 if no set descriptor is ever met.

For ADMA2, tran type descriptor contains both data length and transfer data address, so only a tran type descriptor can start a data transfer


**Table 58-35. Format of the ADMA1 descriptor table**

Address/page field		Address/page field		Attribute field					
31	12	11	6	5	4	3	2	1	0
Address or data length		000000		Act2	Act1	0	Int	End	Valid

*Table continues on the next page...*

**Table 58-35. Format of the ADMA1 descriptor table (continued)**

Act2	Act1	Symbol	Comment	31-28	27-12
0	0	nop	No operation	Don't care	
0	1	set	Set data length	0000	Data length
1	0	tran	Transfer data	Data address	
1	1	link	Link descriptor	Descriptor address	
Valid	Valid = 1 indicates this line of descriptor is effective. If Valid = 0 generate ADMA error Interrupt and stop ADMA.				
End	End = 1 indicates current descriptor is the ending one.				
Int	Int = 1 generates DMA interrupt when this descriptor is processed.				



**Figure 58-32. Concept and access method of ADMA1 descriptor table**


**Table 58-36. Format of the ADMA2 descriptor table**

Address field		Length		Reserved		Attribute field					
63	32	31	16	15	06	05	04	03	02	01	00
32-bit address		16-bit length		0000000000		Act2	Act1	0	Int	End	Valid
Act2	Act1	Symbol	Comment	Operation							
0	0	nop	No operation	Don't care							
0	1	rsv	Reserved	Same as nop. Read this line and go to next one							
1	0	tran	Transfer data	Transfer data with address and length set in this descriptor line							
1	1	link	Link descriptor	Link to another descriptor							

Table continues on the next page...

**Table 58-36. Format of the ADMA2 descriptor table (continued)**

Valid	Valid = 1 indicates this line of descriptor is effective. If valid = 0 generate ADMA error interrupt and stop ADMA.
End	End = 1 indicates current descriptor is the ending one.
Int	Int = 1 generates DMA interrupt when this descriptor is done.

**Figure 58-33. Concept and access method of ADMA2 descriptor table**

### 58.5.2.4.2 ADMA interrupt

If the 'interrupt' flag of descriptor is set, ADMA will generate an interrupt according to different type descriptor:

For ADMA1:

- Set type descriptor: interrupt is generated when data length is set.
- Tran type descriptor: interrupt is generated when this transfer is complete.
- Link type descriptor: interrupt is generated when new descriptor address is set.
- Nop type descriptor: interrupt is generated just after this descriptor is fetched.

For ADMA2:

- Tran type descriptor: interrupt is generated when this transfer is complete.
- Link type descriptor: interrupt is generated when new descriptor address is set.
- Nop/Rsv type descriptor: interrupt is generated just after fetch this descriptor.

### 58.5.2.4.3 ADMA error

The ADMA stops whenever any error is encountered. These errors include:

- Fetching descriptor error
- Transfer error
- Data length mismatch error

ADMA descriptor error will be generated when it fails to detect 'valid' flag in the descriptor. If ADMA descriptor error occurs, the interrupt is not generated even if the 'interrupt' flag of this descriptor is set.

When XFERTYP[BCEN] bit is set, data length set in buffer must equal to the whole data length set in descriptor nodes, otherwise data length mismatch error will be generated.

If XFERTYP[BCEN] bit is not set, the whole data length set in descriptor should be times of block length, otherwise, when all data set in the descriptor nodes are done not at block boundary, the data mismatch error will occur.

## 58.5.3 SD protocol unit

The SD protocol unit deals with all SD protocol affairs.

The SD Protocol Unit performs the following functions:

- Acts as the bridge between the internal buffer and the SD bus
- Sends the command data as well as its argument serially
- Stores the serial response bit stream into corresponding registers
- Detects the bus state on the DAT[0] line
- Monitors the interrupt from the SDIO card
- Asserts the read wait signal
- Gates off the SD clock when buffer is announcing danger status
- Detects the write protect state

The SD protocol unit consists of four sub modules:

1. SD transceiver.

2. SD clock and monitor.
3. Command agent.
4. Data agent.

### 58.5.3.1 SD transceiver

In the SD protocol unit, the transceiver is the main control module. It consists of a FSM and control module, from which the control signals for all other three modules are generated.

### 58.5.3.2 SD clock & monitor

This module monitors the signal level on all 8 data lines, the command lines, and directly routes the level values into the register bank. The driver can use this for debug purposes.

The module also detects the CD (card detection) line as well as the DAT[3] line. The transceiver reports the card insertion state according to the CD state, or the signal level on the DAT[3] line, when the PROCTL[D3CD] bit is set.

The module detects the WP (write protect) line. With the information of the WP state, the register bank will ignore the command, accompanied by a write operation, when the WP switch is on.


If the internal data buffer is in danger, and the SD clock must be gated off to avoid buffer over/under-run, this module will assert the gate of the output SD clock to shut the clock off. After the buffer danger has recovered, and when the system access of the buffer catches up, the clock gate of this module will open and the SD clock will be active again.

This module also drive SDHC\_LCTL output signal when the PROCTL[LCTL] bit is set by the driver.

### 58.5.3.3 Command agent

The command agent deals with the transactions on the CMD line. The following diagram illustrates the structure for the command CRC Shift Register.

## Functional description



**Figure 58-34. Command CRC Shift Register**

The CRC polynomials for the CMD are as follows:

Generator polynomial:  $G(x) = x^7 + x^3 + 1$   
 $M(x) = (\text{first bit}) * x^n + (\text{second bit}) * x^{n-1} + \dots + (\text{last bit}) * x^0$   
 $\text{CRC}[6:0] = \text{Remainder} [(M(x) * x^7) / G(x)]$

### 58.5.3.4 Data agent

The data agent deals with the transactions on the eight data lines. Moreover, this module also detects the busy state on the DAT[0] line, and generate the read wait state by the request from the transceiver. The CRC polynomials for the DAT are as follows:

Generator polynomial:  $G(x) = x^{16} + x^{12} + x^5 + 1$   
 $M(x) = (\text{first bit}) * x^n + (\text{second bit}) * x^{n-1} + \dots + (\text{last bit}) * x^0$   
 $\text{CRC}[15:0] = \text{Remainder} [(M(x) * x^{16}) / G(x)]$

### 58.5.4 Clock & reset manager

This module controls all the reset signals within the SDHC.

There are four kinds of reset signals within SDHC:

1. Hardware reset.
2. Software reset for all.
3. Software reset for the data part.
4. Software reset for the command part.

All these signals are fed into this module and stable signals are generated inside the module to reset all other modules. The module also gates off all the inside signals.


There are three clocks inside the SDHC:

1. Bus clock.
2. SDHC clock.
3. System clock.

The module monitors the activities of all other modules, supplies the clocks for them, and when enabled, automatically gates off the corresponding clocks.

### 58.5.5 Clock generator

The clock generator generates the SDHC\_CLK by peripheral source clock in two stages. The following diagram illustrates the structure of the divider. The term "base" represents the frequency of peripheral source clock.



**Figure 58-35. Two stages of the clock divider**

The first stage outputs an intermediate clock (DIV), which can be base, base/2, base/3, ..., or base/16.

The second stage is a prescaler, and outputs the actual clock (SDHC\_CLK). This clock is the driving clock for all sub modules of the SD protocol unit, and the sync FIFOs to synchronize with the data rate from the internal data buffer. The frequency of the clock output from this stage, can be DIV, DIV/2, DIV/4, ..., or DIV/256. Thus the highest frequency of the SDHC\_CLK is base, and the next highest is base/2, while the lowest frequency is base/4096. If the base clock is of equal duty ratio (usually true), the duty cycle of SDHC\_CLK is also 50%, even when the compound divisor is an odd value.

### 58.5.6 SDIO card interrupt

This section discusses SDIO interrupt handling.

#### 58.5.6.1 Interrupts in 1-bit mode

In this case the DAT[1] pin is dedicated to providing the interrupt function. An interrupt is asserted by pulling the DAT[1] low from the SDIO card, until the interrupt service is finished to clear the interrupt.

### 58.5.6.2 Interrupt in 4-bit mode

Since the interrupt and data line 1 share Pin 8 in 4-bit mode, an interrupt will only be sent by the card and recognized by the host during a specific time. This is known as the interrupt period. The SDHC will only sample the level on pin 8 during the interrupt period. At all other times, the host will ignore the level on pin 8, and treat it as the data signal. The definition of the interrupt period is different for operations with single block and multiple block data transfers.

In the case of normal single data block transmissions, the interrupt period becomes active two clock cycles after the completion of a data packet. This interrupt period lasts until after the card receives the end bit of the next command that has a data block transfer associated with it.

For multiple block data transfers in 4-bit mode, there is only a limited period of time that the interrupt period can be active due to the limited period of data line availability between the multiple blocks of data. This requires a more strict definition of the interrupt period. For this case, the interrupt period is limited to two clock cycles. This begins two clocks after the end bit of the previous data block. During this 2-clock cycle interrupt period, if an interrupt is pending, the SDHC\_D1 line will be held low for one clock cycle with the last clock cycle pulling SDHC\_D1 high. On completion of the Interrupt Period, the card releases the SDHC\_D1 line into the high Z state. The SDHC samples the SDHC\_D1] during the interrupt period when the PROCTL[IABG] bit is set.

Refer to SDIO Card Specification v1.10f for further information about the SDIO card interrupt.


### 58.5.6.3 Card interrupt handling

When the IRQSIGEN[CINTIEN] bit is set to 0, the SDHC clears the interrupt request to the host system. The host driver should clear this bit before servicing the SDIO Interrupt and should set this bit again after all interrupt requests from the card are cleared to prevent inadvertent interrupts.

The SDIO status bit is cleared by resetting the SDIO interrupt. Writing to this bit would have no effects. In 1-bit mode, the SDHC will detect the SDIO interrupt with or without the SD clock (to support wakeup). In 4-bit mode, the interrupt signal is sampled during the interrupt period, so there are some sample delays between the interrupt signal from the SDIO card and the interrupt to the host system interrupt controller. When the SDIO status has been set, and the host driver needs to service this interrupt, so the SDIO bit in the interrupt control register of SDIO card will be cleared. This is required to clear the

SDIO interrupt status latched in the SDHC and to stop driving the interrupt signal to the system interrupt controller. The host driver must issue a CMD52 to clear the card interrupt. After completion of the card interrupt service, the SDIO Interrupt Enable bit is set to 1, and the SDHC starts sampling the interrupt signal again.

The following diagram illustrates the SDIO card interrupt scheme and for the sequences of software and hardware events that take place during a card interrupt handling procedure.



**Figure 58-36. Card interrupt scheme and card interrupt detection and handling procedure**

### 58.5.7 Card insertion and removal detection

The SDHC uses either the DAT[3] pin or the CD pin to detect card insertion or removal. When there is no card on the MMC/SD bus, the DAT[3] will be pulled to a low voltage level by default. When any card is inserted to or removed from the socket, the SDHC detects the logic value changes on the DAT[3] pin and generates an interrupt. When the DAT[3] pin is not used for card detection (for example, it is implemented in GPIO), the CD pin must be connected for card detection. Whether DAT[3] is configured for card

detection or not, the CD pin is always a reference for card detection. Whether the DAT[3] pin or the CD pin is used to detect card insertion, the SDHC will send an interrupt (if enabled) to inform the Host system that a card is inserted.

## **58.5.8 Power management and wakeup events**

When there is no operation between the SDHC and the card through the SD bus, the user can completely disable the bus clock and SDHC clock in the chip level clock control module to save power. When the user needs to use the SDHC to communicate with the card, it can enable the clock and start the operation.

In some circumstances, when the clocks to the SDHC are disabled, for instance, when the system is in low power mode, there are some events for which the user needs to enable the clock and handle the event. These events are called wakeup interrupts. The SDHC can generate these interrupt even when there are no clocks enabled. The three interrupts which can be used as wake up events are:

1. Card removal interrupt
2. Card insertion interrupt
3. Interrupt from SDIO card

The SDHC offers a power management feature. By clearing the clock enabled bits in the system control register, the clocks are gated in the low position to the SDHC. For maximum power saving, the user can disable all the clocks to the SDHC when there is no operation in progress.

These three wake up events (or wakeup interrupts) can also be used to wake up the system from low-power modes.

### **Note**

To make the interrupt a wakeup event, when all the clocks to the SDHC are disabled or when the whole system is in low power mode, the corresponding wakeup enabled bit needs to be set. Refer to protocol control register for more information.

### **58.5.8.1 Setting wakeup events**

For the SDHC to respond to a wakeup event, the software must set the respective wakeup enable bit before the CPU enters sleep mode. Before the software disables the host clock, it should ensure that all of the following conditions have been met:

- No read or write transfer is active
- Data and command lines are not active
- No interrupts are pending
- Internal data buffer is empty

### 58.5.9 MMC fast boot

In Embedded MultiMediaCard(eMMC4.3) spec, add fast boot feature need hardware support.

In boot operation mode, the master (multimediacard host) can read boot data from the slave (MMC device) by keeping CMD line low after power-on, or sending CMD0 with argument + 0xFFFFFFFFFA (optional for slave), before issuing CMD1.

There are two types of fast boot mode, ' boot operation ' and ' Alternative boot operation ' in eMMC4.3 spec. Each type also has with acknowledge and without acknowledge modes.

#### Note

for the eMMC4.3 card setting, please refer to eMMC4.3 spec

#### 58.5.9.1 Boot operation

#### Note

in this block guide, this fast boot is called normal fast boot mode

If the CMD line is held low for 74 clock cycles and more after power-up before the first command is issued, the slave recognizes that boot mode is being initiated and starts preparing boot data internally.


Within 1 second after the CMD line goes low, the slave starts to send the first boot data to the master on the DAT line(s). The master must keep the CMD line low to read all of the boot data.

If boot acknowledge is enabled, the slave has to send acknowledge pattern '010' to the master within 50 ms after the CMD line goes low. If boot acknowledge is disabled, the slave will not send out acknowledge pattern '010'.

The master can terminate boot mode with the CMD line high.

## Functional description

Boot operation will be terminated when all contents of the enabled boot data are sent to the master. After boot operation is executed, the slave shall be ready for CMD1 operation and the master needs to start a normal MMC initialization sequence by sending CMD1.



**Figure 58-37. Multimediocard state diagram (normal boot mode)**

### 58.5.9.2 Alternative boot operation

This boot function is optional for the device. If bit 0 in the extended CSD byte[228] is set to '1', the device supports the alternative boot operation.


After power-up, if the host issues CMD0 with the argument of 0xFFFFFFFFFA after 74 clock cycles, before CMD1 is issued or the CMD line goes low, the slave recognizes that boot mode is being initiated and starts preparing boot data internally.

Within 1 second after CMD0 with the argument of 0xFFFFFFFFFA is issued, the slave starts to send the first boot data to the master on the DAT line(s).

If boot acknowledge is enabled, the slave has to send the acknowledge pattern '010' to the master within 50ms after the CMD0 with the argument of 0xFFFFFFFFFA is received. If boot acknowledge is disabled, the slave will not send out acknowledge pattern '010'.

The master can terminate boot mode by issuing CMD0 (Reset).

Boot operation will be terminated when all contents of the enabled boot data are sent to the master. After boot operation is executed, the slave shall be ready for CMD1 operation and the master needs to start a normal MMC initialization sequence by sending CMD1.



**Figure 58-38. MultiMediaCard state diagram (alternative boot mode)**

## 58.6 Initialization/application of SDHC

All communication between system and cards are controlled by the host. The host sends commands of two types: broadcast and addressed (point-to-point).

Broadcast commands are intended for all cards, such as "GO\_IDLE\_STATE", "SEND\_OP\_COND", "ALL\_SEND\_CID" and etc. In broadcast mode, all cards are in the open-drain mode to avoid bus contention. Refer to [Commands for MMC/SD/SDIO/CE-ATA](#) for the commands of bc and bcr categories.

After the broadcast command CMD3 is issued, the cards enter standby mode. Addressed type commands are used from this point. In this mode, the CMD/DAT I/O pads will turn to push-pull mode, to have the driving capability for maximum frequency operation. Refer to [Commands for MMC/SD/SDIO/CE-ATA](#) for the commands of ac and adtc categories.

### 58.6.1 Command send and response receive basic operation

Assuming the data type WORD is an unsigned 32-bit integer, the below flow is a guideline for sending a command to the card(s):

```
send_command(cmd_index, cmd_arg, other requirements)
{
WORD wCmd; // 32-bit integer to make up the data to write into Transfer Type register, it is
recommended to implement in a bit-field manner
wCmd = (<cmd_index> & 0x3F) >> 24; // set the first 8 bits as '00'+<cmd_index>
set CMDTYP, DPSEL, CICCEN, CCCEN, RSTTYP, DTDSEL accorind to the command_index;
if (internal DMA is used) wCmd |= 0x1;
if (multi-block transfer) {
    set MSBSEL bit;
    if (finite block number) {
```

## Initialization/application of SDHC

```
    set BCEN bit;
    if (auto12 command is to use) set AC12EN bit;
}
}
write_reg(CMDARG, <cmd_arg>); // configure the command argument
write_reg(XFERTYP, wCmd); // set Transfer Type register as wCmd value to issue the command
}
wait_for_response(cmd_index)
{
while (CC bit in IRQ Status register is not set); // wait until Command Complete bit is set
read IRQ Status register and check if any error bits about Command are set
if (any error bits are set) report error;
write 1 to clear CC bit and all Command Error bits;
}
```

For the sake of simplicity, the function `wait_for_response` is implemented here by means of polling. For an effective and formal way, the response is usually checked after the command complete interrupt is received. By doing this, make sure the corresponding interrupt status bits are enabled.


For some scenarios, the response time-out is expected. For instance, after all cards respond to `CMD3` and go to the standby state, no response to the host when `CMD2` is sent. The host driver shall deal with 'fake' errors like this with caution.

## 58.6.2 Card identification mode

When a card is inserted to the socket or the card was reset by the host, the host needs to validate the operation voltage range, identify the cards, request the cards to publish the relative card address (RCA) or to set the RCA for the MMC cards. For CE-ATA, the device is connected in a point-to-point manner, and no RCA is needed. All data communications in the Card Identification Mode use the command line (CMD) only. Refer to CE-ATA Digital Protocol, Revision 1.1 for more details.

### 58.6.2.1 Card detect

The following diagram illustrates the detection of MMC, SD and SDIO cards using the SDHC.



**Figure 58-39. Flow diagram for card detection**

Here is the card detection sequence:

- Set the CINSIEN bit to enable card detection interrupt
- When an interrupt from the SDHC is received, check the IRQSTAT[CINS] bit in the Interrupt Status register to see if it was caused by card insertion
- Clear the CINSIEN bit to disable the card detection interrupt and ignore all card insertion interrupts afterwards

To detect a CE-ATA device, after completing the normal MMC reset and initialization procedures, the host driver shall issue CMD 60 to check for a CE-ATA signature. If the device responds to the command with the CE-ATA signature, a CE-ATA device has been found. Then the driver should query EXT\_CSD register byte 504 (S\_CMD\_SET) in the MMC register space. If the ATA bit (bit 4) is set, then the MMC device is an ATA device. If the device indicates that it is an ATA device, the Driver should set the ATA bit (bit 4) of the EXT\_CSD register byte 191 (CMD\_SET) to activate the ATA command set for use. To choose the command set, the driver shall issue CMD6. It is possible that the CE-ATA device does not support the ATA mode, so the driver shall not issue ATA command to the device.

### 58.6.2.2 Reset


The host consists of three types of resets:

- Hardware reset (card and host) which is driven by POR (power on reset)

- Software reset (host only) is proceed by the write operation on the SYSCTL[RSTD], SYSCTL[RSTC], or SYSCTL[RSTA] bits to reset the data part, command part, or all parts of the host controller, respectively
- Card reset (card only). The command, "Go\_Idle\_State" (CMD0), is the software reset command for all types of MMC cards, SD Memory cards, and CE-ATA cards. This command sets each card into the idle state regardless of the current card state. For an SD I/O Card, CMD52 is used to write an I/O reset in the CCCR. The cards are initialized with a default relative card address (RCA = 0x0000) and with a default driver stage register setting (lowest speed, highest driving current capability).

After the card is reset, the host needs to validate the voltage range of the card. The following diagram illustrates the software flow to reset both the SDHC and the card.

For CE-ATA device that supports ATA mode, before issuing CMD0 to reset the MMC layer, two CMD39 should be issued back-to-back to the ATA control register. The first CMD39 shall have the SRST bit set to one. The second CMD39 command shall have the SRST bit cleared to zero.



**Figure 58-40. Flow chart for reset of the SDHC and SD I/O card**

```

software_reset()
{
  set_bit(SYSCTRL, RSTA); // software reset the Host
  set DTOCV and SDCLKFS bit fields to get the SD_CLK of frequency around 400kHz
  configure IO pad to set the power voltage of external card to around 3.0V
  poll bits CIHB and CDIHB bits of PRSSTAT to wait both bits are cleared
  set_bit(SYSCTRL, INTIA); // send 80 clock ticks for card to power up
  send_command(CMD_GO_IDLE_STATE, <other parameters>); // reset the card with CMD0
  or send_command(CMD_IO_RW_DIRECT, <other parameters>);
}
  
```

### 58.6.2.3 Voltage validation

All cards should be able to establish communication with the host using any operation voltage in the maximum allowed voltage range specified in the card specification. However, the supported minimum and maximum values for  $V_{DD}$  are defined in the Operation Conditions Register (OCR) and may not cover the whole range. Cards that store the CID and CSD data in the preload memory are only able to communicate this information under data transfer  $V_{DD}$  conditions. This means if the host and card have non-common  $V_{DD}$  ranges, the card will not be able to complete the identification cycle, nor will it be able to send CSD data.

Therefore, a special command `Send_Op_Cont` (CMD1 for MMC), `SD_Send_Op_Cont` (ACMD41 for SD Memory) and `IO_Send_Op_Cont` (CMD5 for SD I/O) is used. For a CE-ATA card, the process is the same as that of an MMC card. The voltage validation procedure is designed to provide a mechanism to identify and reject cards which do not match the  $V_{DD}$  range(s) desired by the host. This is accomplished by the host sending the desired  $V_{DD}$  voltage window as the operand of this command. Cards that can't perform the data transfer in the specified range must discard themselves from further bus operations and go into the Inactive State. By omitting the voltage range in the command, the host can query each card and determine the common voltage range before sending out-of-range cards into the inactive state. This query should be used if the host is able to select a common voltage range or if a notification shall be sent to the system when a non-usable card in the stack is detected.

The following steps show how to perform voltage validation when a card is inserted:

```

voltage_validation(voltage_range_argument)
{
label the card as UNKNOWN;
send_command(IO_SEND_OP_COND, 0x0, <other parameters are omitted>); // CMD5, check SDIO
operation voltage, command argument is zero
if (RESP_TIMEOUT != wait_for_response(IO_SEND_OP_COND)) { // SDIO command is accepted
    if (0 < number of IO functions) {
        label the card as SDIO;
        IORDY = 0;
        while (!(IORDY in IO OCR response)) { // set voltage range for each IO function
            send_command(IO_SEND_OP_COND, <voltage range>, <other parameter>);
            wait_for_response(IO_SEND_OP_COND);
        } // end of while ...
    } // end of if (0 < ...
    if (memory part is present inside SDIO card) Label the card as SDCombo; // this is an
SD-Combo card
} // end of if (RESP_TIMEOUT ...
if (the card is labelled as SDIO card) return; // card type is identified and voltage range
is
set, so exit the function;
send_command(APP_CMD, 0x0, <other parameters are omitted>); // CMD55, Application specific
CMD
prefix
if (no error calling wait_for_response(APP_CMD, <...>) { // CMD55 is accepted
    send_command(SD_APP_OP_COND, <voltage range>, <...>); // ACMD41, to set voltage range
for memory part or SD card
    wait_for_response(SD_APP_OP_COND); // voltage range is set
    if (card type is UNKNOWN) label the card as SD;
}
}

```

```
    return; //
} // end of if (no error ...
else if (errors other than time-out occur) { // command/response pair is corrupted
    deal with it by program specific manner;
} // of else if (response time-out
else { // CMD55 is refuse, it must be MMC card or CE-ATA card
    if (card is already labelled as SDCombo) { // change label
        re-label the card as SDIO;
        ignore the error or report it;
        return; // card is identified as SDIO card
    } // of if (card is ...
    send_command(SEND_OP_COND, <voltage range>, <...>);
    if (RESP_TIMEOUT == wait_for_response(SEND_OP_COND)) { // CMD1 is not accepted, either
        label the card as UNKNOWN;
        return;
    } // of if (RESP_TIMEOUT ...
    if (check for CE-ATA signature succeeded) { // the card is CE-ATA
        store CE-ATA specific info from the signature;
        label the card as CE-ATA;
    } // of if (check for CE-ATA ...
    else label the card as MMC;
} // of else
}
```

### 58.6.2.4 Card registry

Card registry for the MMC and SD/SDIO/SD combo cards are different. For CE-ATA, it enters the tran state after reset is completed.

For the SD card, the identification process starts at a clock rate lower than 400 kHz and the power voltage higher than 2.7 V (as defined by the card specification). At this time, the CMD line output drives are push-pull drivers instead of open-drain. After the bus is activated, the host will request the card to send their valid operation conditions. The response to ACMD41 is the operation condition register of the card. The same command shall be send to all of the new cards in the system. Incompatible cards are put into the inactive state. The host then issues the command, All\_Send\_CID (CMD2), to each card to get its unique card identification (CID) number. Cards that are currently unidentified (in the ready state), send their CID number as the response. After the CID is sent by the card, the card goes into the identification state.

The host then issues Send\_Relative\_Addr (CMD3), requesting the card to publish a new relative card address (RCA) that is shorter than the CID. This RCA will be used to address the card for future data transfer operations. Once the RCA is received, the card changes its state to the standby state. At this point, if the host wants the card to have an alternative RCA number, it may ask the card to publish a new number by sending another Send\_Relative\_Addr command to the card. The last published RCA is the actual RCA of the card.

The host repeats the identification process with CMD2 and CMD3 for each card in the system until the last CMD2 gets no response from any of the cards in system.

For MMC operation, the host starts the card identification process in open-drain mode with the identification clock rate lower than 400 kHz and the power voltage higher than 2.7 V. The open drain driver stages on the CMD line allow parallel card operation during card identification. After the bus is activated the host will request the cards to send their valid operation conditions (CMD1). The response to CMD1 is the "wired OR" operation on the condition restrictions of all cards in the system. Incompatible cards are sent into the inactive state. The host then issues the broadcast command All\_Send\_CID (CMD2), asking all cards for their unique card identification (CID) number. All unidentified cards (the cards in ready state) simultaneously start sending their CID numbers serially, while bit-wise monitoring their outgoing bit stream. Those cards, whose outgoing CID bits do not match the corresponding bits on the command line in any one of the bit periods, stop sending their CID immediately and must wait for the next identification cycle. Since the CID is unique for each card, only one card can be successfully send its full CID to the host. This card then goes into the identification state. Thereafter, the host issues Set\_Relative\_Addr (CMD3) to assign to the card a relative card address (RCA). Once the RCA is received the card state changes to the standby state, and the card does not react in further identification cycles, and its output driver switches from open-drain to push-pull. The host repeats the process, mainly CMD2 and CMD3, until the host receives a time-out condition to recognize the completion of the identification process.

For CE-ATA operation (same interface as MMC cards):

```
card_registry()
{
do { // decide RCA for each card until response time-out
  if(card is labelled as SDCCombo or SDIO) { // for SDIO card like device
    send_command(SET_RELATIVE_ADDR, 0x00, <...>); // ask SDIO card to publish its
RCA
    retrieve RCA from response;
  } // end if (card is labelled as SDCCombo ...
  else if (card is labelled as SD) { // for SD card
    send_command(ALL_SEND_CID, <...>);
    if (RESP_TIMEOUT == wait_for_response(ALL_SEND_CID)) break;
    send_command(SET_RELATIVE_ADDR, <...>);
    retrieve RCA from response;
  } // else if (card is labelled as SD ...
  else if (card is labelled as MMC or CE-ATA) { // treat CE-ATA as MMC
    send_command(ALL_SEND_CID, <...>);
    rca = 0x1; // arbitrarily set RCA, 1 here for example, this RCA is also the
relative address to access the CE-ATA card
    send_command(SET_RELATIVE_ADDR, 0x1 << 16, <...>); // send RCA at upper 16
bits
  } // end of else if (card is labelled as MMC ...
} while (response is not time-out);
}
```

### 58.6.3 Card access

This section discusses the various card access methods.

### 58.6.3.1 Block write

This section discusses the block write access methods.

#### 58.6.3.1.1 Normal write

During a block write (CMD24 - 27, CMD60, CMD61), one or more blocks of data are transferred from the host to the card with a CRC appended to the end of each block by the host. If the CRC fails, the card shall indicate the failure on the DAT line. The transferred data will be discarded and not written, and all further transmitted blocks (in multiple block write mode) will be ignored.

If the host uses partial blocks whose accumulated length is not block aligned and block misalignment is not allowed (CSD parameter WRITE\_BLK\_MISALIGN is not set, and the CE-ATA card does not support partial block write, either), the card detects the block misalignment error and aborts the programming before the beginning of the first misaligned block. The card sets the ADDRESS\_ERROR error bit in the status register, and while ignoring all further data transfer, waits in the Receive-data-State for a stop command. For a CE-ATA card, check the CE-ATA card specification for its behavior in block misalignment. The write operation is also aborted if the host tries to write over a write protected area.

For MMC and SD cards, programming of the CID and CSD registers does not require a previous block length setting. The transferred data is also CRC protected. If a part of the CSD or CID register is stored in ROM, then this unchangeable part must match the corresponding part of the receive buffer. If this match fails, then the card will report an error and not change any register contents.

For all types of cards, some may require long and unpredictable periods of time to write a block of data. After receiving a block of data and completing the CRC check, the card will begin writing and hold the DAT line low if its write buffer is full and unable to accept new data from a new WRITE\_BLOCK command. The host may poll the status of the card with a SEND\_STATUS command (CMD13) or other means for SDIO and CE-ATA cards at any time, and the card will respond with its status. The responded status indicates whether the card can accept new data or whether the write process is still in progress. The host may deselect the card by issuing a CMD7 (to select a different card) to place the card into the Standby State and release the DAT line without interrupting the write operation. When re-selecting the card, it will reactivate the busy indication by pulling DAT to low if the programming is still in progress and the write buffer is unavailable.

The software flow to write to a card incorporates the internal DMA and the write operation is a multi-block write with the Auto CMD12 enabled. For the other two methods (by means of external DMA or CPU polling status) with different transfer methods, the internal DMA parts should be removed and the alternative steps should be straightforward.

The software flow to write to a card is described below:

1. Check the card status, wait until the card is ready for data.
2. Set the card block length/size:
  - a. For SD/MMC cards, use SET\_BLOCKLEN (CMD16)
  - b. For SDIO cards or the I/O portion of SDCombo cards, use IO\_RW\_DIRECT (CMD52) to set the I/O Block Size bit field in the CCCR register (for function 0) or FBR register (for functions 1~7)
  - c. For CE-ATA cards, configure bits 1~0 in the scrControl register
3. Set the eSDHC block length register to be the same as the block length set for the card in Step 2.
4. Set the eSDHC number block register (NOB), nob is 5 (for instance).
5. Disable the buffer write ready interrupt, configure the DMA settings and enable the eSDHC DMA when sending the command with data transfer. The AC12EN bit should also be set.
6. Wait for the Transfer Complete interrupt.
7. Check the status bit to see if a write CRC error occurred, or some another error, that occurred during the auto12 command sending and response receiving.

### 58.6.3.1.2 Write with pause

The write operation can be paused during the transfer. Instead of stopping the SD\_CLK at any time to pause all the operations, which is also inaccessible to the host driver, the driver can set the PROCTL[SABGREQ] to pause the transfer between the data blocks. As there is no time-out condition in a write operation during the data blocks, a write to all types of cards can be paused in this way, and if the DAT0 line is not required to de-assert to release the busy state, no suspend command is needed.

Like in the flow described in [Normal write](#), the write with pause is shown with the same kind of write operation:

1. Check the card status, wait until card is ready for data.
2. Set the card block length/size:
  - a. For SD/MMC, use SET\_BLOCKLEN (CMD16)
  - b. For SDIO cards or the I/O portion of SDCombo cards, use IO\_RW\_DIRECT(CMD52) to set the I/O Block Size bit field in the CCCR register (for function 0) or FBR register (for functions 1~7)
  - c. For CE-ATA cards, configure bits 1~0 in the scrControl register
3. Set the SDHC block length register to be the same as the block length set for the card in Step 2.
4. Set the SDHC number block register (NOB), nob is 5 (for instance).
5. Disable the buffer write ready interrupt, configure the DMA settings and enable the SDHC DMA when sending the command with data transfer. The XFERTYP[AC12EN] bit should also be set.
6. Set the PROCTL[SABGREQ] bit.
7. Wait for the transfer complete interrupt.
8. Clear the PROCTL[SABGREQ] bit.
9. Check the status bit to see if a write CRC error occurred.
10. Set the PROCTL[CREQ] bit to continue the write operation.
11. Wait for the transfer complete interrupt.
12. Check the status bit to see if a write CRC error occurred, or some another error, that occurred during the auto12 command sending and response receiving.

The number of blocks left during the data transfer is accessible by reading the contents of the BLKATTR[BLKCNT] . As the data transfer and the setting of the PROCTL[SABGREQ] bit are concurrent, and the delay of register read and the register setting, the actual number of blocks left may not be exactly the value read earlier. The driver shall read the value of BLKATTR[BLKCNT] after the transfer is paused and the transfer complete interrupt is received.

It is also possible the last block has begun when the stop at block gap request is sent to the buffer. In this case, the next block gap is actually the end of the transfer. These types of requests are ignored and the Driver should treat this as a non-pause transfer and deal with it as a common write operation.

When the write operation is paused, the data transfer inside the host system is not stopped, and the transfer is active until the data buffer is full. Because of this (if not needed), it is recommended to avoid using the suspend command for the SDIO card. This is because when such a command is sent, the SDHC thinks the system will switch to another function on the SDIO card, and flush the data buffer. The SDHC takes the resume command as a normal command with data transfer, and it is left for the driver to set all the relevant registers before the transfer is resumed. If there is only one block to send when the transfer is resumed, the XFERTYP[MSBSEL] and XFERTYP[BCEN] bits are set as well as the XFERTYP[AC12EN] bit. However, the SDHC will automatically send a CMD12 to mark the end of the multi-block transfer.

### 58.6.3.2 Block read

This section discusses the block read access methods.

#### 58.6.3.2.1 Normal read

For block reads, the basic unit of data transfer is a block whose maximum size is stored in areas defined by the corresponding card specification. A CRC is appended to the end of each block, ensuring data transfer integrity. The CMD17, CMD18, CMD53, CMD60, CMD61, and so on, can initiate a block read. After completing the transfer, the card returns to the transfer state. For multi blocks read, data blocks will be continuously transferred until a stop command is issued.

The software flow to read from a card incorporates the internal DMA and the read operation is a multi-block read with the Auto CMD12 enabled. For the other two methods (by means of external DMA or CPU polling status) with different transfer methods, the internal DMA parts should be removed and the alternative steps should be straightforward.

The software flow to read from a card is described below:

1. Check the card status, wait until card is ready for data.
2. Set the card block length/size:
  - a. For SD/MMC, use SET\_BLOCKLEN (CMD16)
  - b. For SDIO cards or the I/O portion of SDCombo cards, use IO\_RW\_DIRECT(CMD52) to set the I/O block size bit field in the CCCR register (for function 0) or FBR register (for functions 1~7)
  - c. For CE-ATA cards, configure bits 1~0 in the scrControl register

3. Set the SDHC block length register to be the same as the block length set for the card in Step 2.
4. Set the SDHC number block register (NOB), nob is 5 (for instance).
5. Disable the buffer read ready interrupt, configure the DMA settings and enable the SDHC DMA when sending the command with data transfer. The XFERTYP[AC12EN] bit should also be set:
6. Wait for the transfer complete interrupt.
7. Check the status bit to see if a read CRC error occurred, or some another error, occurred during the auto12 command sending and response receiving.

### 58.6.3.2.2 Read with pause

The read operation is not generally able to pause. Only the SDIO card (and SDCombo card working under I/O mode) supporting the read and wait feature can pause during the read operation. If the SDIO card support read wait (SRW bit in CCCR register is 1), the Driver can set the SABGREQ bit in the Protocol Control register to pause the transfer between the data blocks. Before setting the SABGREQ bit, make sure the RWCTL bit in the Protocol Control register is set, otherwise the eSDHC will not assert the Read Wait signal during the block gap and data corruption occurs. It is recommended to set the RWCTL bit once the Read Wait capability of the SDIO card is recognized.

Like in the flow described in [Normal read](#), the read with pause is shown with the same kind of read operation:

1. Check the SRW bit in the CCR register on the SDIO card to confirm the card supports Read Wait.
2. Set the RWCTL bit.
3. Check the card status and wait until the card is ready for data.
4. Set the card block length/size:
  - a. For SD/MMC, use SET\_BLOCKLEN (CMD16)
  - b. For SDIO cards or the I/O portion of SDCombo cards, use IO\_RW\_DIRECT(CMD52) to set the I/O Block Size bit field in the CCCR register (for function 0) or FBR register (for functions 1~7)
  - c. For CE-ATA cards, configure bits 1~0 in the scrControl register

5. Set the SDHC block length register to be the same as the block length set for the card in Step 2.
6. Set the SDHC number block register (NOB), nob is 5 (for instance).
7. Disable the buffer read ready interrupt, configure the DMA setting and enable the eSDHC DMA when sending the command with data transfer. The AC12EN bit should also be set
8. Set the SABGREQ bit.
9. Wait for the Transfer Complete interrupt.
10. Clear the SABGREQ bit.
11. Check the status bit to see if read CRC error occurred.
12. Set the CREQ bit to continue the read operation.
13. Wait for the Transfer Complete interrupt.
14. Check the status bit to see if a read CRC error occurred, or some another error, occurred during the auto12 command sending and response receiving.

Like the write operation, it is possible to meet the ending block of the transfer when paused. In this case, the SDHC will ignore the Stop At Block Gap Request and treat it as a command read operation.

Unlike the write operation, there is no remaining data inside the buffer when the transfer is paused. All data received before the pause will be transferred to the Host System. No matter if the Suspend Command is sent or not, the internal data buffer is not flushed.

If the Suspend Command is sent and the transfer is later resumed by means of a Resume Command, the SDHC takes the command as a normal one accompanied with data transfer. It is left for the Driver to set all the relevant registers before the transfer is resumed. If there is only one block to send when the transfer is resumed, the MSBSEL and BCEN bits of the Transfer Type register are set, as well as the AC12EN bit. However, the SDHC will automatically send the CMD12 to mark the end of multi-block transfer.

### 58.6.3.3 Suspend resume

The SDHC supports the suspend resume operations of SDIO cards, although slightly different than the suggested implementation of Suspend in the SDIO card specification..

### 58.6.3.3.1 Suspend

After setting the PROCTL[SABGREQ] bit, the host driver may send a suspend command to switch to another function of the SDIO card. The SDHC does not monitor the content of the response, so it doesn't know if the suspend command succeeded or not.

Accordingly, it doesn't de-assert read wait for read pause. To solve this problem, the driver shall not mark the suspend command as a "suspend", (i.e. setting the XFERTYP[CMDTYP] bits to 01). Instead, the driver shall send this command as if it were a normal command, and only when the command succeeds, and the BS bit is set in the response, can the driver send another command marked as "suspend" to inform the SDHC that the current transfer is suspended. As shown in the following sequence for suspend operation:

1. Set the PROCTL[SABGREQ] bit to pause the current data transfer at block gap.
2. After the IRQSTAT[BGE] bit is set, send the suspend command to suspend the active function. The XFERTYP[CMDTYP] bit field must be 2'b00.
3. Check the BS bit of the CCCR in the response. If it is 1, repeat this step until the BS bit is cleared or abandon the suspend operation according to the Driver strategy.
4. Send another normal I/O command to the suspended function. The XFERTYP[CMDTYP] of this command must be 2'b01, so the SDHC can detect this special setting and be informed that the paused operation has successfully suspended. If the paused transfer is a read operation, the SDHC stops driving DAT2 and goes to the idle state.
5. Save the context registers in the system memory for later use, including the DMA system address register (for internal DMA operation), and the block attribute register.
6. Begin operation for another function on the SDIO card.

### 58.6.3.3.2 Resume

To resume the data transfer, a resume command shall be issued:

1. To resume the suspended function, restore the context register with the saved value in step #5 of the suspend operation above.
2. Send the resume command. In the transfer type register, all bit fields are set to the value as if this were another ordinary data transfer, instead of a transfer resume (except the CMDTYP is set to 2'b10).
3. If the resume command has responded, the data transfer will be resumed.

### 58.6.3.4 ADMA usage

To use the ADMA in a data transfer, the host driver must prepare the correct descriptor chain prior to sending the read/write command. The steps to accomplish this are:

1. Create a descriptor to set the data length that the current descriptor group is about to transfer. The data length should be even numbers of the block size.
2. Create another descriptor to transfer the data from the address setting in this descriptor. The data address must be at a page boundary (4 KB address aligned).
3. If necessary, create a link descriptor containing the address of the next descriptor. The descriptor group is created in steps 1 ~ 3.
4. Repeat steps 1 ~ 3 until all descriptors are created.
5. In the last descriptor, set the end flag to 1 and make sure the total length of all descriptors match the product of the block size and block number configured in the BLKATTR register.
6. Set the DSADDR register to the address of the first descriptor and set the PROCTL[DMAS] field to 01 to select the ADMA.
7. Issue a write or read command with the XFERTYP[DMAEN] bit set to 1.

Steps 1 ~ 5 are independent of step 6, so step 6 can finish before steps 1 ~ 5. Regarding the descriptor configuration, it is recommended not to use the link descriptor as it requires extra system memory access.

### 58.6.3.5 Transfer error

This section discusses the handling of transfer errors.

#### 58.6.3.5.1 CRC error

It is possible at the end of a block transfer, that a write CRC status error or read CRC error occurs. For this type of error the latest block received shall be discarded. This is because the integrity of the data block is not guaranteed. It is recommended to discard the following data blocks and re-transfer the block from the corrupted one. For a multi-block transfer, the host driver shall issue a CMD12 to abort the current process and start the transfer by a new data command. In this scenario, even when the XFERTYP[AC12EN] and BCEND bits are set, the SDHC does not automatically send a CMD12 because the

last block is not transferred. On the other hand, if it is within the last block that the CRC error occurs, an auto CMD12 will be sent by the SDHC. In this case, the driver shall re-send or re-obtain the last block with a single block transfer.

### 58.6.3.5.2 Internal DMA error

During the data transfer with internal simple DMA, if the DMA engine encounters some error on the system bus, the DMA operation is aborted and DMA error interrupt is sent to the host system. When acknowledged by such an interrupt, the driver shall calculate the start address of data block in which the error occurs. The start address can be calculated by either:

1. Read the DMA system address register. The error occurs during the previous burst. Taking the block size, the previous burst length and the start address of the next burst transfer into account, it is straight forward to obtain the start address of the corrupted block.
2. Read the BLKCNT field of the block attribute register. By the number of blocks left, the total number to transfer, the start address of transfer, and the size of each block, the start address of corrupted block can be determined. When the BCEN bit is not set, the contents of the block attribute register does not change, so this method does not work.

When a DMA error occurs, it is recommended to abort the current transfer by means of a CMD12 (for multi block transfer), apply a reset for data, and re-start the transfer from the corrupted block to recover from the error.

### 58.6.3.5.3 ADMA error

There are three kinds of possible ADMA errors. The transfer, invalid descriptor, and data-length mismatch errors. Whenever these errors occur, the DMA transfer stops and the corresponding error status bit is set. For acknowledging the status, the host driver should recover the error as shown below and re-transfer from the place of interruption.

1. Transfer error: Such errors may occur during data transfer or descriptor fetch. For either scenario, it is recommended to retrieve the transfer context, reset for the data part and re-transfer the block that was corrupted, or the next block if no block is corrupted.

2. Invalid descriptor error: For such errors, it is recommended to retrieve the transfer context, reset for the data part and re-create the descriptor chain from the invalid descriptor and issue a new transfer. As the data to transfer now may be less than the previous setting, the data length configured in the new descriptor chain should match the new value.
3. Data-length mismatch error: It is similar to recover from this error. The host driver polls relating registers to retrieve the transfer context, apply a reset for the data part, configure a new descriptor chain, and make another transfer if there is data left. Like the previous scenario of the invalid descriptor error, the data length must match the new transfer.

#### 58.6.3.5.4 Auto CMD12 error

After the last block of the multi block transfer is sent or received, and the XFERTYP[AC12EN] bit is set when the data transfer is initiated by the data command, the SDHC automatically sends a CMD12 to the card to stop the transfer. When errors with this command occur, it is recommended to the driver to deal with the situations in the following manner:

1. Auto CMD12 response time-out. It is not certain whether the command is accepted by the card or not. The driver should clear the IRQSTAT[AC12E] bits and re-send the CMD12 until it is accepted by the card.
2. Auto CMD12 response CRC error. Since card responds to the CMD12, the card will abort the transfer. The driver may ignore the error and clear the IRQSTAT[AC12E] bit.
3. Auto CMD12 conflict error or not sent. The command is not sent, so the driver shall send a CMD12 manually.

#### 58.6.3.6 Card interrupt

The external cards can inform the host controller by means of some special signals. For the SDIO card, it can be the low level on the DAT[1] line during some special period. For the CE-ATA card, it can be a pulse on the CMD line to inform the host controller that the command and its response is finished, and it is possible that some additional external interrupt behaviors are defined. The SDHC only monitors the DAT[1] line and supports the SDIO interrupt.

When the SDIO interrupt is captured by the SDHC, and the host system is informed by the SDHC asserting the SDHC interrupt line, the interrupt service from the host driver is called.

As the interrupt factor is controlled by the external card, the interrupt from the SDIO card must be served before the IRQSTAT[CINT] bit is cleared by written 1. Refer to [Card interrupt handling](#) for the card interrupt handling flow.

## 58.6.4 Switch function

MMC cards transferring data at bus widths other than 1-bit is a new feature added to the MMC specifications. The high speed timing mode for all card devices, was also recently defined in various card specifications. To enable these new features, a "switch" command shall be issued by the host driver.

For SDIO cards, the high speed mode is enabled by writing the EHS bit in the CCCR register after the SHS bit is confirmed. For SD cards, the high speed mode is queried and enabled by a CMD6 (with the mnemonic symbol as SWITCH\_FUNC). For MMC cards (and CE-ATA over MMC interface), the high speed mode is queried by a CMD8 and enabled by a CMD6 (with the mnemonic symbol as SWITCH).

The 4-bit and 8-bit bus width of the MMC is also enabled by the SWITCH command, but with a different argument.

These new functions can also be disabled by a software reset. For SDIO cards it can be done by setting the RES bit in the CCCR register. For other cards, it can be accomplished by issuing a CMD0. This method of restoring to the normal mode is not recommended because a complete identification process is needed before the card is ready for data transfer.

For the sake of simplicity, the following flowcharts do not show current capability check, which is recommended in the function switch process.

### 58.6.4.1 Query, enable and disable SDIO high speed mode

```
enable_sdio_high_speed_mode(void)
{
send CMD52 to query bit SHS at address 0x13;
if (SHS bit is '0') report the SDIO card does not support high speed mode and return;
send CMD52 to set bit EHS at address 0x13 and read after write to confirm EHS bit is set;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of around 50MHz;
(data transactions like normal peers)
}
disable_sdio_high_speed_mode(void)
{
```

```

send CMD52 to clear bit EHS at address 0x13 and read after write to confirm EHS bit is
cleared;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of the desired value below 25MHz;
(data transactions like normal peers)
}

```

### 58.6.4.2 Query, enable and disable SD high speed mode

```

enable_sd_high_speed_mode(void)
{
set BLKCNT field to 1 (block), set BLKSIZE field to 64 (bytes);
send CMD6, with argument 0xFFFFF1 and read 64 bytes of data accompanying the R1 response;
wait data transfer done bit is set;
check if the bit 401 of received 512 bit is set;
if (bit 401 is '0') report the SD card does not support high speed mode and return;
send CMD6, with argument 0x80FFFFF1 and read 64 bytes of data accompanying the R1 response;
check if the bit field 379~376 is 0xF;
if (the bit field is 0xF) report the function switch failed and return;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of around 50MHz;
(data transactions like normal peers)
}
disable_sd_high_speed_mode(void)
{
set BLKCNT field to 1 (block), set BLKSIZE field to 64 (bytes);
send CMD6, with argument 0x80FFFFF0 and read 64 bytes of data accompanying the R1 response;
check if the bit field 379~376 is 0xF;
if (the bit field is 0xF) report the function switch failed and return;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of the desired value below 25MHz;
(data transactions like normal peers)
}

```

### 58.6.4.3 Query, enable and disable MMC high speed mode

```

enable_mmc_high_speed_mode(void)
{
send CMD9 to get CSD value of MMC;
check if the value of SPEC_VER field is 4 or above;
if (SPEC_VER value is less than 4) report the MMC does not support high speed mode and
return;
set BLKCNT field to 1 (block), set BLKSIZE field to 512 (bytes);
send CMD8 to get EXT_CSD value of MMC;
extract the value of CARD_TYPE field to check the 'high speed mode' in this MMC is 26MHz or
52MHz;
send CMD6 with argument 0x1B90100;
send CMD13 to wait card ready (busy line released);
send CMD8 to get EXT_CSD value of MMC;
check if HS_TIMING byte (byte number 185) is 1;
if (HS_TIMING is not 1) report MMC switching to high speed mode failed and return;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of around 26MHz or 52MHz according to the CARD_TYPE;
(data transactions like normal peers)
}
disable_mmc_high_speed_mode(void)
{
send CMD6 with argument 0x2B90100;
set BLKCNT field to 1 (block), set BLKSIZE field to 512 (bytes);
send CMD8 to get EXT_CSD value of MMC;
check if HS_TIMING byte (byte number 185) is 0;
}

```

## Initialization/application of SDHC

```
if (HS_TIMING is not 0) report the function switch failed and return;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of the desired value below 20MHz;
(data transactions like normal peers)
}
```

### 58.6.4.4 Set MMC bus width

```
change_mmc_bus_width(void)
{
send CMD9 to get CSD value of MMC;
check if the value of SPEC_VER field is 4 or above;
if (SPEC_VER value is less than 4) report the MMC does not support multiple bit width and
return;
send CMD6 with argument 0x3B70x00; (8-bit, x=2; 4-bit, x=1; 1-bit, x=0)
send CMD13 to wait card ready (busy line released);
(data transactions like normal peers)
}
```

### 58.6.5 ADMA operation

This section presents code examples for ADMA operation.

#### 58.6.5.1 ADMA1 operation

```
Set_adma1_descriptor
{
    if (to start data transfer) {
        // Make sure the address is 4KB align.
        Set 'Set' type descriptor;
        {
            Set Act bits to 01;
            Set [31:12] bits data length (byte unit);
        }
        Set 'Tran' type descriptor;
        {
            Set Act bits to 10;
            Set [31:12] bits address (4KB align);
        }
    }
    else if (to fetch descriptor at non-continuous address) {
        Set Act bits to 11;
        Set [31:12] bits the next descriptor address (4KB align);
    }
    else { // other types of descriptor
        Set Act bits accordingly
    }
    if (this descriptor is the last one) {
        Set End bit to 1;
    }
    if (to generate interrupt for this descriptor) {
        Set Int bit to 1;
    }
    Set Valid bit to 1;
}
```

## 58.6.5.2 ADMA2 operation

```

Set_adma2_descriptor
{
    if (to start data transfer) {
        // Make sure the address is 32-bit boundary (lower 2-bit are always '00').
        Set higher 32-bit of descriptor for this data transfer initial address;
        Set [31:16] bits data length (byte unit);
        Set Act bits to '10';
    }
    else if (to fetch descriptor at non-continuous address) {
        Set Act bits to '11';
        // Make sure the address is 32-bit boundary (lower 2-bit are always set to '00').
        Set higher 32-bit of descriptor for the next descriptor address;
    }
    else { // other types of descriptor
        Set Act bits accordingly
    }
    if (this descriptor is the last one) {
        Set 'End' bit '1';
    }
    if (to generate interrupt for this descriptor) {
        Set 'Int' bit '1';
    }
    Set the 'Valid' bit to '1';
}

```

## 58.6.6 Fast boot operation

This section discusses fast boot operations.

### 58.6.6.1 Normal fast boot flow

1. Software need to configure SYSCTL[INITA] to make sure 74 card clocks are finished.
2. Software need to configure MMCBOOT[BOOTEN] to 1, and MMCBOOT[BOOTMODE] to 0, and MMCBOOT[BOOTACK] to select the ack mode or not. If need to send through DMA mode, need to configure MMCBOOT[AUTOSABGEN] to enable automatically stop at block gap feature. And need to configure MMCBOOT[DTOCVACK] to select the ack timeout value according to the sd clk frequency.
3. Software then need to configure BLKATTR register to set block size/no.
4. Software need to configure PROCTL[DTW].
5. Software need to configure CMDARG to set argument if needed(no need in normal fast boot).

6. Software need to configure XFERTYP register to start the boot process . In normal boot mode, XFERTYP[CMDINX], XFERTYP[CMDTYP], XFERTYP[RSPTYP], XFERTYP[CICEN], XFERTYP[CCCEN], XFERTYP[AC12EN], XFERTYP[BCEN] and XFERTYP[DMAEN] are kept default value. XFERTYP[DPSEL] bit is set to 1, XFERTYP[DTDSEL] is set to 1, XFERTYP[MSBSEL] is set to 1. Note XFERTYP[DMAEN] should be configured as 0 in polling mode. And if XFERTYP[BCEN] is configured as 1, better to configure BLKATTR[BLKSIZE] to the max value.
7. When the step 6 is configured, boot process will begin. Software need to poll the data buffer ready status to read the data from buffer in time. If boot time-out happened(ack time out or the first data read time out), Interrupt will be triggered, and software need to configure MMCBOOT[BOOTEN] to 0 to disable boot. Thus will make CMD high, and then after at least 56 clocks, it is ready to begin normal initialization process.
8. If no time out, software need to decide the data read is finished and then configure MMCBOOT[BOOTEN] to 0 to disable boot. This will make CMD line high and command completed asserted. After at least 56 clocks, it is ready to begin normal initialization process.
9. Reset the host and then can begin the normal process.

### 58.6.6.2 Alternative fast boot flow

1. Software need to configure init\_active bit (system control register bit 27) to make sure 74 card clocks are finished.
2. Software need to configure MMCBOOT [BOOTEN] to 1, and MMCBOOT [BOOTMODE] to 1, and MMCBOOT [BOOTACK] to select the ack mode or not. If need to send through DMA mode, need to configure MMCBOOT [AUTOSABGEN] to enable automatically stop at block gap feature. And need to configure MMCBOOT [DTCVACK] to select the ack timeout value according to the sd clk frequency.
3. Software then need to configure BLKATTR register to set block size/no.
4. Software need to configure PROCTL[DTW].
5. Software need to configure CMDARG register to set argument to 0xFFFFFFFFFA.
6. Software need to configure XFERTYP register to start the boot process by CMD0 with 0xFFFFFFFFFA argument . In alternative boot, CMDINX, CMDTYP, RSPTYP, CICEN, CCCEN, AC12EN, BCEN and DMAEN are kept default value. DPSEL bit

is set to 1, DTDSEL is set to 1, MSBSEL is set to 1. Note DMAEN should be configured as 0 in polling mode. And if BCEN is configured as 1 in polling mode, better to configure blk no in Block Attributes Register to the max value.

7. When the step 6 is configured, boot process will begin. Software need to poll the data buffer ready status to read the data from buffer in time. If boot time out (ack data time out in 50ms or data time out in 1s), host will send out the interrupt and software need to send CMD0 with reset and then configure boot enable bit to 0 to stop this process. After command completed, configure MMCBOOT[BOOTEN] to 0 to disable boot. After at least 8 clocks from command completed, card is ready for identification step.
8. If no time out, software need to decide when to stop the boot process, and send out the CMD0 with reset and then after command completed, configure MMCBOOT[BOOTEN] to stop the process. After 8 clocks from command completed, slave(card) is ready for identification step.
9. Reset the host and then can begin the normal process.

### 58.6.6.3 Fast boot application case (in DMA mode)

In the boot application case, because the image destination and the image size are contained in the

beginning of the image, need to switch DMA parameters on the fly during MMC fast boot.

In fast boot, host can use ADMA2(advanced DMA2) with two destinations.

The detail flow:

1. Software need to configure init\_active bit (system control register bit 27) to make sure 74 card clocks are finished.
2. Software need to configure MMCBOOT[BOOTEN] to 1; and MMCBOOT[BOOTMODE] to 0 (normal fast boot), to 1(alternative boot); and MMCBOOT[BOOTACK] to select the ack mode or not. In DMA mode, configure MMCBOOT[AUTOSABGEN] to 1 for enable automatically stop at block gap feature. Also configure MMCBOOT[BOOTBLKCNT] to set the VAULE1(value of block count that need to trans first time), that host will stop at block gap when card block counter is equal to this value. And need to configure MMCBOOT[DTOCVACK] to select the ack timeout value according to the sd clk frequency.

3. Software then need to configure BLKATTR register to set block size/no. In DMA mode, it is better to set block number to the max value(16'hffff).
4. Software need to configure PROCTL[DTW].
5. Software enable ADMA2 by configuring PROCTL[DMAS].
6. Software need to set at least three pairs ADMA2 descriptor in boot memory (ie, in IRAM, at least 6 words). The first pair descriptor define the start address (ie, IRAM) and data length(ie,512byte\*VALUE1) of first part boot code. Software also need to set the second pair descriptor, the second start address (any value that is writable), data length is suggest to set 1~2word (record as VAULE2). Note: the second couple desc also transfer useful data even at lease 1 word. Because our ADMA2 can't support 0 data\_length data transfer descriptor.
7. Software need to configure CMDARG register to set argument to 0xFFFFFFFFFA in alternative fast boot, and don't need set in normal fast boot.
8. Software need to configure XFERTYP register to start the boot process . XFERTYP[CMDINX], XFERTYP[CMDTYP], XFERTYP[RSPTYP], XFERTYP[CICEN], XFERTYP[CCCEN], XFERTYP[AC12EN], XFERTYP[BCEN] and XFERTYP[DMAEN] are kept default value. XFERTYP[DPSEL] bit is set to 1, XFERTYP[DTDSEL] is set to 1, XFERTYP[MSBSEL] is set to 1. XFERTYP[DMAEN] is configured as 1 in DMA mode. And if XFERTYP[BCEN] is configured as 1, better to configure blk no in BLKATTR register to the max value.
9. When the step 8 is configured, boot process will begin, the first VAULE1 block number data has transfer. Software need to polling IRQSTAT[TC] bit to determine first transfer is end. Also software need to polling IRQSTAT[BGE] bit to determine if first transfer stop at block gap.
10. When IRQSTAT[TC] and IRQSTAT[BGE] bits are 1, . SW can analyzes the first code of VAULE1 block, initializes the new memory device, if required, and sets the third pair of descriptors to define the start address and length of the remaining part of boot code (VAULE3 the remain boot code block). Remember set the last descriptor with END.
11. Software need to configure MMCBOOT register (offset 0xc4) again. Set MMCBOOT[BOOTEN] bit to 1; and MMCBOOT[BOOTMODE] bit to 0 (normal fast boot), to 1(alternative boot); and MMCBOOT[BOOTACK] bit to select the ack mode or not. In DMA mode, configure MMCBOOT[AUTOSABGEN] bit to 1 for enable automatically stop at block gap feature. Also configure MMCBOOT[BOOTBLKCNT] bit to set the (VAULE1+1+VAULE3), that host will

stop at block gap when card block counter is equal to this value. And need to configure MMCBOOT[DTOCVACK] bit to select the ack timeout value according to the sd clk frequency.

12. Software need to clear IRQSTAT[TC] and IRQSTAT[BGE] bit. And software need to clear PROCTL[SABGREQ], and set PROCTL[CREQ] to 1 to resume the data transfer. Host will transfer the VALUE2 and VAULE3 data to the destination that is set by descriptor.
13. Software need to polling IRQSTAT[BGE] bit to determine if the fast boot is over.

### Note

1. When ADMA boot flow is started, for SDHC, it is like a normal ADMA read operation. So setting ADMA2 descriptor as the normal ADMA2 transfer.
2. Need a few words length memory to keep descriptor.
3. For the 1~2 words data in second descriptor setting, it is the useful data, so software need to deal the data due to the application case.

## 58.6.7 Commands for MMC/SD/SDIO/CE-ATA

The following table lists the commands for the MMC/SD/SDIO/CE-ATA cards.

Refer to the corresponding specifications for more details about the command information.

There are four kinds of commands defined to control the Multimediacard:

1. broadcast commands (bc), no response.
2. broadcast commands with response (bcr), response from all cards simultaneously.
3. addressed (point-to-point) commands (ac), no data transfer on the DAT.
4. addressed (point-to-point) data transfer commands (adtc).

**Table 58-37. Commands for MMC/SD/SDIO/CE-ATA cards**

CMD INDEX	Type	Argument	Resp	Abbreviation	Description
CMD0	bc	[31:0] stuff bits	-	GO_IDLE_STATE	Resets all MMC and SD memory cards to idle state.

*Table continues on the next page...*

**Table 58-37. Commands for MMC/SD/SDIO/CE-ATA cards (continued)**

CMD INDEX	Type	Argument	Resp	Abbreviation	Description
CMD1	bcr	[31:0] OCR without busy	R3	SEND_OP_COND	Asks all MMC and SD memory cards in idle state to send their operation conditions register contents in the response on the CMD line.
CMD2	bcr	[31:0] stuff bits	R2	ALL_SEND_CID	Asks all cards to send their CID numbers on the CMD line.
CMD3 <sup>1</sup>	ac	[31:6] RCA [15:0] stuff bits	R1 R6 (SDIO)	SET/ SEND_RELATIVE_AD DR	Assigns relative address to the card.
CMD4	bc	[31:0] DSR [15:0] stuff bits	-	SET_DSR	Programs the DSR of all cards.
CMD5	bc	[31:0] OCR without busy	R4	IO_SEND_OP_COND	Asks all SDIO cards in idle state to send their operation conditions register contents in the response on the CMD line.
CMD6 <sup>2</sup>	adtc	[31] Mode 0: Check function 1: Switch function [30:8] Reserved for function groups 6 ~ 3 (All 0 or 0xFFFF) [7:4] Function group1 for command system [3:0] Function group2 for access mode	R1	SWITCH_FUNC	Checks switch ability (mode 0) and switch card function (mode 1). Refer to "SD Physical Specification V1.1" for more details.
CMD6 <sup>3</sup>	ac	[31:26] Set to 0 [25:24] Access [23:16] Index [15:8] Value [7:3] Set to 0 [2:0] Cmd Set	R1b	SWITCH	Switches the mode of operation of the selected card or modifies the EXT_CSD registers. Refer to "The MultiMediaCard System Specification Version 4.0 Final draft 2" for more details.
CMD7	ac	[31:6] RCA [15:0] stuff bits	R1b	SELECT/ DESELECT_CARD	Toggles a card between the stand-by and transfer states or between the programming and disconnect states. In both cases, the card is selected by its own relative address and gets deselected by any other address. Address 0 deselects all.

Table continues on the next page...

Table 58-37. Commands for MMC/SD/SDIO/CE-ATA cards (continued)

CMD INDEX	Type	Argument	Resp	Abbreviation	Description
CMD8	adtc	[31:0] stuff bits	R1	SEND_EXT_CSD	The card sends its EXT_CSD register as a block of data, with a block size of 512 bytes.
CMD9	ac	[31:6] RCA [15:0] stuff bits	R2	SEND_CSD	Addressed card sends its card-specific data (CSD) on the CMD line.
CMD10	ac	[31:6] RCA [15:0] stuff bits	R2	SEND_CID	Addressed card sends its card-identification (CID) on the CMD line.
CMD11	adtc	[31:0] data address	R1	READ_DAT_UNTIL_S TOP	Reads data stream from the card, starting at the given address, until a STOP_TRANSMISSION follows.
CMD12	ac	[31:0] stuff bits	R1b	STOP_TRANSMISSIO N	Forces the card to stop transmission.
CMD13	ac	[31:6] RCA [15:0] stuff bits	R1	SEND_STATUS	Addressed card sends its status register.
CMD14	Reserved				
CMD15	ac	[31:6] RCA [15:0] stuff bits	-	GO_INACTIVE_STAT E	Sets the card to inactive state in order to protect the card stack against communication breakdowns.
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	Sets the block length (in bytes) for all following block commands (read and write). Default block length is specified in the CSD.
CMD17	adtc	[31:0] data address	R1	READ_SINGLE_BLOC K	Reads a block of the size selected by the SET_BLOCKLEN command.
CMD18	adtc	[31:0] data address	R1	READ_MULTIPLE_BL OCK	Continuously transfers data blocks from card to host until interrupted by a stop command.
CMD19	Reserved				
CMD20	adtc	[31:0] data address	R1	WRITE_DAT_UNTIL_S TOP	Writes data stream from the host, starting at the given address, until a STOP_TRANSMISSION follows.
CMD21-23	Reserved				
CMD24	adtc	[31:0] data address	R1	WRITE_BLOCK	Writes a block of the size selected by the SET_BLOCKLEN command.

Table continues on the next page...

**Table 58-37. Commands for MMC/SD/SDIO/CE-ATA cards (continued)**

CMD INDEX	Type	Argument	Resp	Abbreviation	Description
CMD25	adtc	[31:0] data address	R1	WRITE_MULTIPLE_BLOCK	Continuously writes blocks of data until a STOP_TRANSMISSION follows.
CMD26	adtc	[31:0] stuff bits	R1	PROGRAM_CID	Programming of the card identification register. This command shall be issued only once per card. The card contains hardware to prevent this operation after the first programming. Normally this command is reserved for the manufacturer.
CMD27	adtc	[31:0] stuff bits	R1	PROGRAM_CSD	Programming of the programmable bits of the CSD.
CMD28	ac	[31:0] data address	R1b	SET_WRITE_PROT	If the card has write protection features, this command sets the write protection bit of the addressed group. The properties of write protection are coded in the card specific data (WP_GRP_SIZE).
CMD29	ac	[31:0] data address	R1b	CLR_WRITE_PROT	If the card provides write protection features, this command clears the write protection bit of the addressed group.
CMD30	adtc	[31:0] write protect data address	R1	SEND_WRITE_PROT	If the card provides write protection features, this command asks the card to send the status of the write protection bits.
CMD31	Reserved				
CMD32	ac	[31:0] data address	R1	TAG_SECTOR_START	Sets the address of the first sector of the erase group.
CMD33	ac	[31:0] data address	R1	TAG_SECTOR_END	Sets the address of the last sector in a continuous range within the selection of a single sector to be selected for erase.
CMD34	ac	[31:0] data address	R1	UNTAG_SECTOR	Removes one previously selected sector from the erase selection.
CMD35	ac	[31:0] data address	R1	TAG_ERASE_GROUP_START	Sets the address of the first erase group within a range to be selected for erase.

*Table continues on the next page...*

Table 58-37. Commands for MMC/SD/SDIO/CE-ATA cards (continued)

CMD INDEX	Type	Argument	Resp	Abbreviation	Description
CMD36	ac	[31:0] data address	R1	TAG_ERASE_GROUP_END	Sets the address of the last erase group within a continuous range to be selected for erase.
CMD37	ac	[31:0] data address	R1	UNTAG_ERASE_GROUP	Removes one previously selected erase group from the erase selection.
CMD38	ac	[31:0] stuff bits	R1b	ERASE	Erase all previously selected sectors.
CMD39	ac	[31:0] RCA [15] register write flag [14:8] register address [7:0] register data	R4	FAST_IO	Used to write and read 8-bit (register) data fields. The command addresses a card, and a register, and provides the data for writing if the write flag is set. The R4 response contains data read from the address register. This command accesses application dependent registers which are not defined in the MMC standard.
CMD40	bcr	[31:0] stuff bits	R5	GO_IRQ_STATE	Sets the system into interrupt mode.
CMD41	Reserved				
CDM42	adtc	[31:0] stuff bits	R1b	LOCK_UNLOCK	Used to set/reset the password or lock/unlock the card. The size of the data block is set by the SET_BLOCK_LEN command.
CMD43~51	Reserved				
CMD52	ac	[31:0] stuff bits	R5	IO_RW_DIRECT	Access a single register within the total 128k of register space in any I/O function.
CMD53	ac	[31:0] stuff bits	R5	IO_RW_EXTENDED	Accesses a multiple I/O register with a single command. Allows the reading or writing of a large number of I/O registers.
CMD54	Reserved				
CMD55	ac	[31:16] RCA [15:0] stuff bits	R1	APP_CMD	Indicates to the card that the next command is an application specific command rather than a standard command.

Table continues on the next page...

**Table 58-37. Commands for MMC/SD/SDIO/CE-ATA cards (continued)**

CMD INDEX	Type	Argument	Resp	Abbreviation	Description
CMD56	adtc	[31:1] stuff bits [0]: RD/WR	R1b	GEN_CMD	Used either to transfer a data block to the card or to get a data block from the card for general purpose / application specific commands. The size of the data block is set by the SET_BLOCK_LEN command.
CMD57~59	Reserved				
CMD60	adtc	[31] WR [30:24] stuff bits [23:16] address [15:8] stuff bits [7:0] byte count	R1b	RW_MULTIPLE_REGISTER	CE-ATA devices contain a set of Status and Control registers that begin at register offset 80h. These registers are used to control the behavior of the device and to retrieve status information regarding the operation of the device. All Status and Control registers are WORD (32-bit) in size and are WORD aligned. CMD60 shall be used to read and write these registers.
CMD61	adtc	[31] WR [30:16] stuff bits [15:0] data unit count	R1b	RW_MULTIPLE_BLOCK	The host issues a RW_MULTIPLE_BLOCK (CMD61) to begin the data transfer for the ATA command.
CMD62~63	Reserved				
ACMD6 <sup>4</sup>	ac	[31:2] stuff bits [1:0] bus width	R1	SET_BUS_WIDTH	Defines the data bus width ('00'=1bit or '10'=4bit bus) to be used for data transfer. The allowed data bus widths are given in SCR register.
ACMD13 <sup>5</sup>	adtc	[31:0] stuff bits	R1	SD_STATUS	Send the SD memory card status.
ACMD22 <sup>6</sup>	adtc	[31:0] stuff bits	R1	SEND_NUM_WR_SECTORS	Send the number of the written sectors (without errors). Responds with 32-bit plus the CRC data block.
ACMD23 <sup>7</sup>	ac		R1	SET_WR_BLK_ERASE_COUNT	-
ACMD41 <sup>8</sup>	bcr	[31:0] OCR	R3	SD_APP_OP_COND	Asks the accessed card to send its operating condition register (OCR) contents in the response on the CMD line.
ACMD42 <sup>9</sup>	ac		R1	SET_CLR_CARD_DETECT	-

Table continues on the next page...

**Table 58-37. Commands for MMC/SD/SDIO/CE-ATA cards (continued)**

CMD INDEX	Type	Argument	Resp	Abbreviation	Description
ACMD51 <sup>10</sup>	adtc	[31:0] stuff bits	R1	SEND_SCR	Reads the SD Configuration Register (SCR).

1. CMD3 differs for MMC and SD cards. For MMC cards, it is referred to as SET\_RELATIVE\_ADDR, with a response type of R1. For SD cards, it is referred to as SEND\_RELATIVE\_ADDR, with a response type of R6 (with RCA inside).
2. CMD6 differs completely between high speed MMC cards and high speed SD cards. Command SWITCH\_FUNC is for high speed SD cards.
3. Command SWITCH is for high speed MMC cards as well as for CE-ATA cards over the MMC interface. The Index field can contain any value from 0-255, but only values 0-191 are valid. If the Index value is in the 192-255 range the card does not perform any modification and the SWITCH\_ERROR status bit in the EXT\_CSD register is set. The Access Bits are shown in [Table 58-38](#).
4. ACMDs shall be preceded with the APP\_CMD command. (Commands listed are used for SD only, other SD commands not listed are not supported on this module).
5. ACMDs shall be preceded with the APP\_CMD command. (Commands listed are used for SD only, other SD commands not listed are not supported on this module).
6. ACMDs shall be preceded with the APP\_CMD command. (Commands listed are used for SD only, other SD commands not listed are not supported on this module).
7. ACMDs shall be preceded with the APP\_CMD command. (Commands listed are used for SD only, other SD commands not listed are not supported on this module).
8. ACMDs shall be preceded with the APP\_CMD command. (Commands listed are used for SD only, other SD commands not listed are not supported on this module).
9. ACMDs shall be preceded with the APP\_CMD command. (Commands listed are used for SD only, other SD commands not listed are not supported on this module).
10. ACMDs shall be preceded with the APP\_CMD command. (Commands listed are used for SD only, other SD commands not listed are not supported on this module).

The Access Bits for the EXT\_CSD Access Modes are shown in the following table.

**Table 58-38. EXT\_CSD Access Modes**

Bits	Access Name	Operation
00	Command Set	The command set is changed according to the Cmd Set field of the argument
01	Set Bits	The bits in the pointed byte are set, according to the 1 bits in the Value field.
10	Clear Bits	The bits in the pointed byte are cleared, according to the 1 bits in the Value field.
11	Write Byte	The Value field is written into the pointed byte.

## 58.7 Software restrictions

Software for the SDHC must observe the following restrictions.

### 58.7.1 Initialization active

The driver cannot set SYSCTL[INITA] bit when any of the command line or data lines is active, so the driver must ensure both PRSSTAT[CDIHB] and PRSSTAT[CIHB] bits are cleared. And in order to auto clear the SYSCTL[INITA] bit, the SYSCTL[SDCLKEN] bit must be '1', otherwise no clocks can go out to the card and SYSCTL[INITA] will never clear.

### 58.7.2 Software polling procedure

For polling read or write, once the software begins a buffer read or write, it must access exactly the number of times as the values set in the watermark level register; moreover, if the block size is not the times of the value in watermark level register (read and write respectively), the software must access exactly the remained number of words at the end of each block. For example, for read operation, if the WML[RDWML] is 4, indicating the watermark level is 16 bytes, block size is 40 bytes, and the block number is 2, then the access times for the burst sequence in the whole transfer process must be 4, 4, 2, 4, 4, 2.

### 58.7.3 Suspend operation

In order to suspend the data transfer, the software must inform SDHC that the suspend command is successfully accepted. To achieve this, after the Suspend command is accepted by the SDIO card, software must send another normal command marked as suspend command (XFERTYP[CMDTYP] bits set as '01') to inform SDHC that the transfer is suspended.

If software needs resume the suspended transfer, it should read the value in BLKATTR[BLKCNT] to save the remained number of blocks before sending the normal command marked as suspend, otherwise on sending such 'suspend' command, SDHC will regard the current transfer is aborted and change BLKATTR[BLKCNT] to its original value, instead of keeping the remained number of blocks.

### 58.7.4 Data length setting

For either ADMA (ADMA1 or ADMA2) transfer, the data in the data buffer must be word aligned, so the data length set in the descriptor must be times of 4.

### 58.7.5 (A)DMA address setting

To configure ADMA1/ADMA2/DMA address register, when TC[IRQSTAT] bit is set, the register will always update itself with the internal address value to support dynamic address synchronization, so software must make sure TC[IRQSTAT] bit is cleared prior to configuring ADMA1/ADMA2/DMA address register.

### 58.7.6 Data port access

Data port does not support parallel access. For example, during an external DMA access, it is not allowed to write any data to the data port by CPU; or during a CPU read operation, it is also prohibited to write any data to the data port, by either CPU or external DMA. Otherwise the data would be corrupted inside the SDHC buffer.

### 58.7.7 Change clock frequency

SDHC does not automatically gates off the card clock when the host driver changes the clock frequency. To remove possible glitch on the card clock, clear SYSCTL[SDCLKEN] bit when changing clock divisor value and set SYSCTL[SDCLKEN] bit to '1' after PRSSTAT[SDSTB] bit is '1' again.

### 58.7.8 Multi-block read

For pre-defined multi-block read operation, i.e., the number of blocks to read has been defined by previous CMD23 for MMC, or pre-defined number of blocks in CMD53 for SDIO/SDCombo, or whatever multi-block read without abort command at card side, an abort command, either automatic or manual CMD12/CMD52, is still required by SDHC after the pre-defined number of blocks are done, to drive the internal start response timeout. It is recommended to manually send an abort command with XFERTYP[RSPTYP] both bits cleared.



# Chapter 59

## Synchronous Audio Interface (SAI)

### 59.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The I<sup>2</sup>S (or I2S) module provides a Synchronous Audio Interface (SAI) that supports full-duplex serial interfaces with frame synchronization such as I<sup>2</sup>S, AC97, and CODEC/DSP interfaces.

#### 59.1.1 Features

- Transmitter with independent Bit Clock and Frame Sync supporting 2 data channels
- Receiver with independent Bit Clock and Frame Sync supporting 2 data channels
- Maximum Frame Size of 32 Words
- Word size of between 8-bits and 32-bits Word size configured separately for first word and remaining words in frame
- Asynchronous 8 × 32-bit FIFO for each Transmit and Receive Channel
- Graceful restart after FIFO Error

#### 59.1.2 Block diagram

The following block diagram also shows the module clocks.




Figure 59-1. I²S/SAI block diagram

### 59.1.3 Modes of Operation

The module operates in these MCU power modes: run mode, stop modes, low-leakage modes, and debug mode.

#### 59.1.3.1 Run mode

In run mode, the SAI transmitter and receiver operate normally.

#### 59.1.3.2 Stop modes

In stop mode, the SAI transmitter and/or receiver can continue operating provided the the appropriate Stop Enable bit is set (TCSR[STOPE] and/or RCSR[STOPE], respectively), and provided the transmitter and/or receiver is/are using an externally generated bit clock or an Audio Master Clock that remains operating in stop mode. The SAI transmitter and/or receiver can generate an asynchronous interrupt to wake the CPU from stop mode.

In stop mode, if the Transmitter Stop Enable (TCSR[STOPE]) bit is clear, the transmitter is disabled after completing the current transmit frame, and, if the Receiver Stop Enable (RCSR[STOPE]) bit is clear, the receiver is disabled after completing the current receive frame. Entry into stop mode is prevented (not acknowledged) while waiting for the transmitter and receiver to be disabled at the end of the current frame.

### 59.1.3.3 Low-leakage modes

When entering low-leakage modes, the Stop Enable (TCSR[STOPE] and RCSR[STOPE]) bits are ignored and the SAI is disabled after completing the current transmit and receive Frames. Entry into stop mode is prevented (not acknowledged) while waiting for the transmitter and receiver to be disabled at the end of the current frame.

### 59.1.3.4 Debug mode

In debug mode, the SAI transmitter and/or receiver can continue operating provided the Debug Enable bit is set. When the Transmitter or Receiver Debug Enable (TCSR[DBGE] or RCSR[DBGE]) bit is clear and debug mode is entered, the SAI is disabled after completing the current transmit or receive frame. The transmitter and receiver bit clocks are not affected by debug mode.

## 59.2 External signals

Name	Function	I/O	Reset	Pull
SAI_TX_BCLK	Transmit Bit Clock	I/O	0	—
SAI_TX_SYNC	Transmit Frame Sync	I/O	0	—
SAI_TX_DATA[1:0]	Transmit Data	O	0	—
SAI_RX_BCLK	Receive Bit Clock	I/O	0	—
SAI_RX_SYNC	Receive Frame Sync	I/O	0	—
SAI_RX_DATA[1:0]	Receive Data	I	0	—
SAI_MCLK	Audio Master Clock	I/O	0	—

## 59.3 Memory Map and Register Definition

A read or write access to an address after the last register will result in a bus error.

I2S memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4002_F000	SAI Transmit Control Register (I2S0_TCSR)	32	R/W	0000_0000h	<a href="#">59.3.1/2115</a>
4002_F004	SAI Transmit Configuration 1 Register (I2S0_TCR1)	32	R/W	0000_0000h	<a href="#">59.3.2/2118</a>
4002_F008	SAI Transmit Configuration 2 Register (I2S0_TCR2)	32	R/W	0000_0000h	<a href="#">59.3.3/2118</a>
4002_F00C	SAI Transmit Configuration 3 Register (I2S0_TCR3)	32	R/W	0000_0000h	<a href="#">59.3.4/2120</a>
4002_F010	SAI Transmit Configuration 4 Register (I2S0_TCR4)	32	R/W	0000_0000h	<a href="#">59.3.5/2120</a>
4002_F014	SAI Transmit Configuration 5 Register (I2S0_TCR5)	32	R/W	0000_0000h	<a href="#">59.3.6/2122</a>
4002_F020	SAI Transmit Data Register (I2S0_TDR0)	32	W (always reads zero)	0000_0000h	<a href="#">59.3.7/2123</a>
4002_F024	SAI Transmit Data Register (I2S0_TDR1)	32	W (always reads zero)	0000_0000h	<a href="#">59.3.7/2123</a>
4002_F040	SAI Transmit FIFO Register (I2S0_TFR0)	32	R	0000_0000h	<a href="#">59.3.8/2123</a>
4002_F044	SAI Transmit FIFO Register (I2S0_TFR1)	32	R	0000_0000h	<a href="#">59.3.8/2123</a>
4002_F060	SAI Transmit Mask Register (I2S0_TMR)	32	R/W	0000_0000h	<a href="#">59.3.9/2124</a>
4002_F080	SAI Receive Control Register (I2S0_RCSR)	32	R/W	0000_0000h	<a href="#">59.3.10/2125</a>
4002_F084	SAI Receive Configuration 1 Register (I2S0_RCR1)	32	R/W	0000_0000h	<a href="#">59.3.11/2128</a>
4002_F088	SAI Receive Configuration 2 Register (I2S0_RCR2)	32	R/W	0000_0000h	<a href="#">59.3.12/2128</a>
4002_F08C	SAI Receive Configuration 3 Register (I2S0_RCR3)	32	R/W	0000_0000h	<a href="#">59.3.13/2130</a>

Table continues on the next page...

## I2S memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4002_F090	SAI Receive Configuration 4 Register (I2S0_RCR4)	32	R/W	0000_0000h	59.3.14/ 2130
4002_F094	SAI Receive Configuration 5 Register (I2S0_RCR5)	32	R/W	0000_0000h	59.3.15/ 2132
4002_F0A0	SAI Receive Data Register (I2S0_RDR0)	32	R	0000_0000h	59.3.16/ 2133
4002_F0A4	SAI Receive Data Register (I2S0_RDR1)	32	R	0000_0000h	59.3.16/ 2133
4002_F0C0	SAI Receive FIFO Register (I2S0_RFR0)	32	R	0000_0000h	59.3.17/ 2133
4002_F0C4	SAI Receive FIFO Register (I2S0_RFR1)	32	R	0000_0000h	59.3.17/ 2133
4002_F0E0	SAI Receive Mask Register (I2S0_RMR)	32	R/W	0000_0000h	59.3.18/ 2134
4002_F100	SAI MCLK Control Register (I2S0_MCR)	32	R/W	0000_0000h	59.3.19/ 2135
4002_F104	MCLK Divide Register (I2S0_MDR)	32	R/W	0000_0000h	59.3.20/ 2136
400A_F000	SAI Transmit Control Register (I2S1_TCSR)	32	R/W	0000_0000h	59.3.1/ 2115
400A_F004	SAI Transmit Configuration 1 Register (I2S1_TCR1)	32	R/W	0000_0000h	59.3.2/ 2118
400A_F008	SAI Transmit Configuration 2 Register (I2S1_TCR2)	32	R/W	0000_0000h	59.3.3/ 2118
400A_F00C	SAI Transmit Configuration 3 Register (I2S1_TCR3)	32	R/W	0000_0000h	59.3.4/ 2120
400A_F010	SAI Transmit Configuration 4 Register (I2S1_TCR4)	32	R/W	0000_0000h	59.3.5/ 2120
400A_F014	SAI Transmit Configuration 5 Register (I2S1_TCR5)	32	R/W	0000_0000h	59.3.6/ 2122
400A_F020	SAI Transmit Data Register (I2S1_TDR0)	32	W (always reads zero)	0000_0000h	59.3.7/ 2123
400A_F024	SAI Transmit Data Register (I2S1_TDR1)	32	W (always reads zero)	0000_0000h	59.3.7/ 2123
400A_F040	SAI Transmit FIFO Register (I2S1_TFR0)	32	R	0000_0000h	59.3.8/ 2123
400A_F044	SAI Transmit FIFO Register (I2S1_TFR1)	32	R	0000_0000h	59.3.8/ 2123

Table continues on the next page...

## I2S memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400A_F060	SAI Transmit Mask Register (I2S1_TMR)	32	R/W	0000_0000h	<a href="#">59.3.9/2124</a>
400A_F080	SAI Receive Control Register (I2S1_RCSR)	32	R/W	0000_0000h	<a href="#">59.3.10/2125</a>
400A_F084	SAI Receive Configuration 1 Register (I2S1_RCR1)	32	R/W	0000_0000h	<a href="#">59.3.11/2128</a>
400A_F088	SAI Receive Configuration 2 Register (I2S1_RCR2)	32	R/W	0000_0000h	<a href="#">59.3.12/2128</a>
400A_F08C	SAI Receive Configuration 3 Register (I2S1_RCR3)	32	R/W	0000_0000h	<a href="#">59.3.13/2130</a>
400A_F090	SAI Receive Configuration 4 Register (I2S1_RCR4)	32	R/W	0000_0000h	<a href="#">59.3.14/2130</a>
400A_F094	SAI Receive Configuration 5 Register (I2S1_RCR5)	32	R/W	0000_0000h	<a href="#">59.3.15/2132</a>
400A_F0A0	SAI Receive Data Register (I2S1_RDR0)	32	R	0000_0000h	<a href="#">59.3.16/2133</a>
400A_F0A4	SAI Receive Data Register (I2S1_RDR1)	32	R	0000_0000h	<a href="#">59.3.16/2133</a>
400A_F0C0	SAI Receive FIFO Register (I2S1_RFR0)	32	R	0000_0000h	<a href="#">59.3.17/2133</a>
400A_F0C4	SAI Receive FIFO Register (I2S1_RFR1)	32	R	0000_0000h	<a href="#">59.3.17/2133</a>
400A_F0E0	SAI Receive Mask Register (I2S1_RMR)	32	R/W	0000_0000h	<a href="#">59.3.18/2134</a>
400A_F100	SAI MCLK Control Register (I2S1_MCR)	32	R/W	0000_0000h	<a href="#">59.3.19/2135</a>
400A_F104	MCLK Divide Register (I2S1_MDR)	32	R/W	0000_0000h	<a href="#">59.3.20/2136</a>

### 59.3.1 SAI Transmit Control Register (I2Sx\_TCSR)

Addresses: I2S0\_TCSR is 4002\_F000h base + 0h offset = 4002\_F000h

I2S1\_TCSR is 400A\_F000h base + 0h offset = 400A\_F000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R					0		0			0		WSF	SEF	FEF	FWF	FRF
W	TE	STOPE	DBGGE	BCE			FR	SR				w1c	w1c	w1c		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R		0								0			0			
W				WSIE	SEIE	FEIE	FWIE	FRIE							FWDE	FRDE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### I2Sx\_TCSR field descriptions

Field	Description
31 TE	<p>Transmitter enable</p> <p>Enables/disables the transmitter. When software clears this bit, the transmitter remains enabled (and this bit remains set) until the end of the current frame.</p> <p>0 Transmitter is disabled. 1 Transmitter is enabled, or transmitter has been disabled and not end of frame.</p>
30 STOPE	<p>Stop enable</p> <p>Configures transmitter operation in Stop mode. This bit is ignored and the transmitter is disabled in all low-leakage stop modes.</p> <p>0 Transmitter disabled in stop mode. 1 Transmitter enabled in stop mode.</p>
29 DBGGE	<p>Debug enable</p> <p>Enables/disables transmitter operation in debug mode. The transmit bit clock is not affected by debug mode.</p> <p>0 Transmitter is disabled in debug mode, after completing the current frame. 1 Transmitter is enabled in debug mode.</p>
28 BCE	<p>Bit Clock Enable</p> <p>Enables the transmit bit clock, separately from the transmit enable. This bit is automatically set whenever the transmit enable is set. When software clears this bit, the transmit bit clock remains enabled (and this bit remains set) until the end of the current frame.</p>

Table continues on the next page...

## I2Sx\_TCSR field descriptions (continued)

Field	Description
	0 Transmit bit clock is disabled 1 Transmit bit clock is enabled
27–26 Reserved	This read-only field is reserved and always has the value zero.
25 FR	FIFO reset Resets the FIFO pointers. Reading this bit will always return zero. 0 No effect. 1 FIFO reset.
24 SR	Software reset When set, resets the internal transmitter logic including the FIFO pointers. Software visible-registers are not affected, except for the status registers. 0 No effect. 1 Software reset.
23–21 Reserved	This read-only field is reserved and always has the value zero.
20 WSF	Word start flag Indicates that the start of the configured word has been detected. Write a logic one to this register bit to clear this flag. 0 Start of word not detected. 1 Start of word detected.
19 SEF	Sync error flag Indicates that an error in the externally-generated frame sync has been detected. Write a logic one to this register bit to clear this flag. 0 Sync error not detected. 1 Frame sync error detected.
18 FEF	FIFO error flag Indicates that an enabled transmit FIFO has underrun. Write a logic one to this register bit to clear this flag. 0 Transmit underrun not detected. 1 Transmit underrun detected.
17 FWF	FIFO warning flag Indicates that an enabled transmit FIFO is empty. 0 No enabled transmit FIFO is empty. 1 Enabled transmit FIFO is empty.
16 FRF	FIFO request flag Indicates that the number of words in an enabled transmit channel FIFO is less than or equal to the transmit FIFO watermark.

*Table continues on the next page...*

**I2Sx\_TCSR field descriptions (continued)**

<b>Field</b>	<b>Description</b>
	0 Transmit FIFO watermark not reached. 1 Transmit FIFO watermark has been reached.
15–13 Reserved	This read-only field is reserved and always has the value zero.
12 WSIE	Word start interrupt enable Enables/disables word start interrupts. 0 Disables interrupt. 1 Enables interrupt.
11 SEIE	Sync error interrupt enable Enables/disables sync error interrupts. 0 Disables interrupt. 1 Enables interrupt.
10 FEIE	FIFO error interrupt enable Enables/disables FIFO error interrupts. 0 Disables the interrupt, 1 Enables the interrupt.
9 FWIE	FIFO warning interrupt enable Enables/disables FIFO warning interrupts. 0 Disables the interrupt. 1 Enables the interrupt.
8 FRIE	FIFO request interrupt enable Enables/disables FIFO request interrupts. 0 Disables the interrupt. 1 Enables the interrupt.
7–5 Reserved	This read-only field is reserved and always has the value zero.
4–2 Reserved	This read-only field is reserved and always has the value zero.
1 FWDE	FIFO warning DMA enable Enables/disables DMA requests. 0 Disables the DMA request. 1 Enables the DMA request.
0 FRDE	FIFO request DMA enable Enables/disables DMA requests.

*Table continues on the next page...*


I2Sx\_TCSR field descriptions (continued)

Field	Description
0	Disables the DMA request.
1	Enables the DMA request.

59.3.2 SAI Transmit Configuration 1 Register (I2Sx\_TCR1)

Addresses: I2S0\_TCR1 is 4002\_F000h base + 4h offset = 4002\_F004h

I2S1\_TCR1 is 400A\_F000h base + 4h offset = 400A\_F004h



I2Sx\_TCR1 field descriptions


Field	Description
31–3 Reserved	This read-only field is reserved and always has the value zero.
2–0 TFW	Transmit FIFO watermark Configures the watermark level for all enabled transmit channels.

59.3.3 SAI Transmit Configuration 2 Register (I2Sx\_TCR2)

This register should not be altered when the transmit enable bit is set.

Addresses: I2S0\_TCR2 is 4002\_F000h base + 8h offset = 4002\_F008h

I2S1\_TCR2 is 400A\_F000h base + 8h offset = 400A\_F008h



I2Sx\_TCR2 field descriptions

Field	Description
31–30 SYNC	Synchronous Mode Configures between asynchronous and synchronous modes of operation. When configured for a synchronous mode of operation, the receiver or other SAI peripheral must be configured for asynchronous operation.

Table continues on the next page...

**I2Sx\_TCR2 field descriptions (continued)**


Field	Description
	00 Asynchronous mode. 01 Synchronous with receiver. 10 Synchronous with another SAI transmitter. 11 Synchronous with another SAI receiver.
29 BCS	Bit Clock Swap  When set in asynchronous mode, the transmitter is clocked by the receiver bit clock. When set in synchronous mode, the transmitter is clocked by the transmitter bit clock, but uses the receiver frame sync. This bit has no effect when synchronous with another SAI peripheral.  0 Use the normal bit clock source. 1 Swap the bit clock source.
28 BCI	Bit Clock Input  When set in either asynchronous or synchronous mode and using an internally generated bit clock, configures the internal logic to be clocked as if the bit clock was externally generated. This has the effect of decreasing data input setup time, but increasing data output valid time. This bit has no effect when configured for an externally generated bit clock or when synchronous to another SAI peripheral.  0 No effect. 1 Internal logic is clocked by external bit clock.
27–26 MSEL	MCLK Select  Selects the Audio Master Clock used to generate an internally generated bit clock. This field has no effect when configured for an externally generated bit clock.  00 Bus Clock selected. 01 Master Clock 1 selected. 10 Master Clock 2 selected. 11 Master Clock 3 selected.
25 BCP	Bit clock polarity  Configures the polarity of the bit clock.  0 Bit Clock is active high (drive outputs on rising edge and sample inputs on falling edge). 1 Bit Clock is active low (drive outputs on falling edge and sample inputs on rising edge).
24 BCD	Bit clock direction  Configures the direction of the bit clock.  0 Bit clock is generated externally (slave mode). 1 Bit clock is generated internally (master mode).
23–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 DIV	Bit clock divide  Divides down the audio master clock to generate the bit clock when configured for an internal bit clock. The division value is $(DIV + 1) * 2$ .

### 59.3.4 SAI Transmit Configuration 3 Register (I2Sx\_TCR3)

This register should not be altered when the transmit enable bit is set.

Addresses: I2S0\_TCR3 is 4002\_F000h base + Ch offset = 4002\_F00Ch

I2S1\_TCR3 is 400A\_F000h base + Ch offset = 400A\_F00Ch



#### I2Sx\_TCR3 field descriptions


Field	Description
31–18 Reserved	This read-only field is reserved and always has the value zero.
17–16 TCE	Transmit channel enable  Enables a data channel for a transmit operation. A channel should be enabled before its FIFO is accessed.
15–5 Reserved	This read-only field is reserved and always has the value zero.
4–0 WDFL	Word flag configuration  Configures which word the start of word flag is set. The value written should be one less than the word number (for example, write zero to configure for the first word in the frame). When configured to a value greater than the Frame Size field, then the start of word flag is never set.

### 59.3.5 SAI Transmit Configuration 4 Register (I2Sx\_TCR4)

This register should not be altered when the transmit enable bit is set.

Addresses: I2S0\_TCR4 is 4002\_F000h base + 10h offset = 4002\_F010h

I2S1\_TCR4 is 400A\_F000h base + 10h offset = 400A\_F010h



## I2Sx\_TCR4 field descriptions


Field	Description
31–21 Reserved	This read-only field is reserved and always has the value zero.
20–16 FRSZ	Frame size  Configures the number of words in each frame. The value written should be one less than the number of words in the frame (for example, write 0 for one word per frame). The maximum supported frame size is 32 words.
15–13 Reserved	This read-only field is reserved and always has the value zero.
12–8 SYWD	Sync width  Configures the length of the frame sync in number of bit clocks. The value written should be one less than the number of bit clocks (for example, write 0 for the frame sync to assert for one bit clock only). The sync width cannot be configured longer than the first word of the frame.
7–5 Reserved	This read-only field is reserved and always has the value zero.
4 MF	MSB first  Specifies whether the LSB or the MSB is transmitted/received first.  0 LBS is transmitted/received first. 1 MBS is transmitted/received first.
3 FSE	Frame sync early  0 Frame sync asserts with the first bit of the frame. 1 Frame sync asserts one bit before the first bit of the frame.
2 Reserved	This read-only field is reserved and always has the value zero.
1 FSP	Frame sync polarity  Configures the polarity of the frame sync.  0 Frame sync is active high. 1 Frame sync is active low.
0 FSD	Frame sync direction  Configures the direction of the frame sync.  0 Frame Sync is generated externally (slave mode). 1 Frame Sync is generated internally (master mode).

### 59.3.6 SAI Transmit Configuration 5 Register (I2Sx\_TCR5)

This register should not be altered when the transmit enable bit is set.

Addresses: I2S0\_TCR5 is 4002\_F000h base + 14h offset = 4002\_F014h

I2S1\_TCR5 is 400A\_F000h base + 14h offset = 400A\_F014h




#### I2Sx\_TCR5 field descriptions

Field	Description
31–29 Reserved	This read-only field is reserved and always has the value zero.
28–24 WNW	Word N width  Configures the number of bits in each word, for each word except the first in the frame. The value written should be one less than the number of bits per word. This field must be configured greater than or equal to Word 0 Width even when there is only one word in each frame. Words of fewer than 8 bits wide are not supported.
23–21 Reserved	This read-only field is reserved and always has the value zero.
20–16 WOW	Word 0 width  Configures the number of bits in the first word in each frame. The value written should be one less than the number of bits in the first word. Words of less than 8 bits wide are not supported if there is only one word per frame.
15–13 Reserved	This read-only field is reserved and always has the value zero.
12–8 FBT	First bit shifted  Configures the bit index for the first bit transmitted for each word in the frame. If configured for MSB First, the index of the next bit transmitted is one less than the current bit transmitted. If configured for LSB First, the index of the next bit transmitted is one more than the current bit transmitted. The value written should be greater than or equal to the word width when configured for MSB First. The value written should be less than or equal to 31-word width when configured for LSB First.
7–0 Reserved	This read-only field is reserved and always has the value zero.

### 59.3.7 SAI Transmit Data Register (I2Sx\_TDR)

Addresses: I2S0\_TDR0 is 4002\_F000h base + 20h offset = 4002\_F020h  
 I2S0\_TDR1 is 4002\_F000h base + 24h offset = 4002\_F024h  
 I2S1\_TDR0 is 400A\_F000h base + 20h offset = 400A\_F020h  
 I2S1\_TDR1 is 400A\_F000h base + 24h offset = 400A\_F024h




#### I2Sx\_TDRn field descriptions

Field	Description
31–0 TDR[31:0]	Transmit data register  The corresponding transmit channel enable should be set before accessing a transmit data register. Writes to this register when the transmit FIFO is not full will push the data written into the transmit data FIFO. Writes to this register when the transmit FIFO is full are ignored.

### 59.3.8 SAI Transmit FIFO Register (I2Sx\_TFR)

The MSB of the read pointer and write pointer is used to distinguish between FIFO full and empty conditions. If the read and write pointers are identical then the FIFO is empty. If the read and write pointers are identical except for the MSB then the FIFO is full.

Addresses: I2S0\_TFR0 is 4002\_F000h base + 40h offset = 4002\_F040h  
 I2S0\_TFR1 is 4002\_F000h base + 44h offset = 4002\_F044h  
 I2S1\_TFR0 is 400A\_F000h base + 40h offset = 400A\_F040h  
 I2S1\_TFR1 is 400A\_F000h base + 44h offset = 400A\_F044h



#### I2Sx\_TFRn field descriptions

Field	Description
31–20 Reserved	This read-only field is reserved and always has the value zero.
19–16 WFP	Write FIFO pointer

Table continues on the next page...

**I2Sx\_TFRn field descriptions (continued)**


Field	Description
	FIFO write pointer for transmit data channel.
15–4 Reserved	This read-only field is reserved and always has the value zero.
3–0 RFP	Read FIFO pointer FIFO read pointer for transmit data channel.

**59.3.9 SAI Transmit Mask Register (I2Sx\_TMR)**

This register is double-buffered and updates when the transmit enable bit is first set and then at the end of each frame. This allows the masked words in each frame to change from frame to frame.

Addresses: I2S0\_TMR is 4002\_F000h base + 60h offset = 4002\_F060h

I2S1\_TMR is 400A\_F000h base + 60h offset = 400A\_F060h



**I2Sx\_TMR field descriptions**

Field	Description
31–0 TWM	Transmit word mask For each word in the frame, configures whether the transmit word is masked. 0 Word N is enabled. 1 Word N is masked. The transmit data pins are tri-stated when masked.

### 59.3.10 SAI Receive Control Register (I2Sx\_RCSR)

Addresses: I2S0\_RCSR is 4002\_F000h base + 80h offset = 4002\_F080h

I2S1\_RCSR is 400A\_F000h base + 80h offset = 400A\_F080h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R					0		0			0		WSF	SEF	FEF	FWF	FRF
W	RE	STOPE	DBGGE	BCE			FR	SR				w1c	w1c	w1c		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R		0								0			0			
W				WSIE	SEIE	FEIE	FWIE	FRIE							FWDE	FRDE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### I2Sx\_RCSR field descriptions

Field	Description
31 RE	<p>Receiver enable</p> <p>Enables/disables the receiver. When software clears this bit, the receiver remains enabled (and this bit remains set) until the end of the current frame.</p> <p>0 Receiver is disabled. 1 Receiver is enabled, or receiver has been disabled and not end of frame.</p>
30 STOPE	<p>Stop enable</p> <p>Configures receiver operation in Stop mode. This bit is ignored and the receiver is disabled in all low-leakage stop modes.</p> <p>0 Receiver disabled in stop mode. 1 Receiver enabled in stop mode.</p>
29 DBGGE	<p>Debug enable</p> <p>Enables/disables receiver operation in debug mode. The receive bit clock is not affected by debug mode.</p> <p>0 Receiver is disabled in debug mode, after completing the current frame. 1 Receiver is enabled in debug mode.</p>
28 BCE	<p>Bit Clock enable</p> <p>Enables the receive bit clock, separately from the receive enable. This bit is automatically set whenever the receive enable is set. When software clears this bit, the receive bit clock remains enabled (and this bit remains set) until the end of the current frame.</p> <p>0 Receive bit clock is disabled 1 Receive bit clock is enabled</p>

Table continues on the next page...

## I2Sx\_RCSR field descriptions (continued)

Field	Description
27–26 Reserved	This read-only field is reserved and always has the value zero.
25 FR	FIFO reset Resets the FIFO pointers. Reading this bit will always return zero.  0 No effect. 1 FIFO reset.
24 SR	Software reset  When set, resets the internal receiver logic including the FIFO pointers. Software visible-registers are not affected, except for the status registers.  0 No effect. 1 Software reset.
23–21 Reserved	This read-only field is reserved and always has the value zero.
20 WSF	Word start flag  Indicates that the start of the configured word has been detected. Write a logic one to this register bit to clear this flag.  0 Start of word not detected. 1 Start of word detected.
19 SEF	Sync error flag  Indicates that an error in the externally-generated frame sync has been detected. Write a logic one to this register bit to clear this flag.  0 Sync error not detected. 1 Frame sync error detected.
18 FEF	FIFO error flag  Indicates that an enabled receive FIFO has overflowed. Write a logic one to this register bit to clear this flag.  0 Receive overflow not detected. 1 Receive overflow detected.
17 FWF	FIFO warning flag  Indicates that an enabled receive FIFO is full.  0 No enabled receive FIFO is full. 1 Enabled receive FIFO is full.
16 FRF	FIFO request flag  Indicates that the number of words in an enabled receive channel FIFO is greater than the receive FIFO watermark.

*Table continues on the next page...*

**I2Sx\_RCSR field descriptions (continued)**

Field	Description
	0 Receive FIFO watermark not reached. 1 Receive FIFO watermark has been reached.
15–13 Reserved	This read-only field is reserved and always has the value zero.
12 WSIE	Word start interrupt enable Enables/disables word start interrupts. 0 Disables interrupt. 1 Enables interrupt.
11 SEIE	Sync error interrupt enable Enables/disables sync error interrupts. 0 Disables interrupt. 1 Enables interrupt.
10 FEIE	FIFO error interrupt enable Enables/disables FIFO error interrupts. 0 Disables the interrupt, 1 Enables the interrupt.
9 FWIE	FIFO warning interrupt enable Enables/disables FIFO warning interrupts. 0 Disables the interrupt. 1 Enables the interrupt.
8 FRIE	FIFO request interrupt enable Enables/disables FIFO request interrupts. 0 Disables the interrupt. 1 Enables the interrupt.
7–5 Reserved	This read-only field is reserved and always has the value zero.
4–2 Reserved	This read-only field is reserved and always has the value zero.
1 FWDE	FIFO warning DMA enable Enables/disables DMA requests. 0 Disables the DMA request. 1 Enables the DMA request.
0 FRDE	FIFO request DMA enable Enables/disables DMA requests.

*Table continues on the next page...*


I2Sx\_RCSR field descriptions (continued)

Field	Description
0	Disables the DMA request.
1	Enables the DMA request.

59.3.11 SAI Receive Configuration 1 Register (I2Sx\_RCR1)

Addresses: I2S0\_RCR1 is 4002\_F000h base + 84h offset = 4002\_F084h

I2S1\_RCR1 is 400A\_F000h base + 84h offset = 400A\_F084h



I2Sx\_RCR1 field descriptions


Field	Description
31–3 Reserved	This read-only field is reserved and always has the value zero.
2–0 RFW	Receive FIFO watermark Configures the watermark level for all enabled receiver channels.

59.3.12 SAI Receive Configuration 2 Register (I2Sx\_RCR2)

This register should not be altered when the receive enable bit is set.

Addresses: I2S0\_RCR2 is 4002\_F000h base + 88h offset = 4002\_F088h

I2S1\_RCR2 is 400A\_F000h base + 88h offset = 400A\_F088h



I2Sx\_RCR2 field descriptions

Field	Description
31–30 SYNC	Synchronous Mode Configures between asynchronous and synchronous modes of operation. When configured for a synchronous mode of operation, the transmitter or other SAI peripheral must be configured for asynchronous operation.

Table continues on the next page...

**I2Sx\_RCR2 field descriptions (continued)**


Field	Description
	00 Asynchronous mode. 01 Synchronous with transmitter. 10 Synchronous with another SAI receiver. 11 Synchronous with another SAI transmitter.
29 BCS	<b>Bit Clock Swap</b>  When set in asynchronous mode, the receiver is clocked by the transmitter bit clock. When set in synchronous mode, the receiver is clocked by the receiver bit clock, but uses the transmitter frame sync. This bit has no effect when synchronous with another SAI peripheral.  0 Use the normal bit clock source. 1 Swap the bit clock source.
28 BCI	<b>Bit Clock Input</b>  When set in either asynchronous or synchronous mode and using an internally generated bit clock, configures the internal logic to be clocked as if the bit clock was externally generated. This has the effect of decreasing data input setup time, but increasing data output valid time. This bit has no effect when configured for an externally generated bit clock or when synchronous to another SAI peripheral.  0 No effect. 1 Internal logic is clocked as if bit clock was externally generated.
27–26 MSEL	<b>MCLK Select</b>  Selects the Audio Master Clock used to generate an internally generated bit clock. This field has no effect when configured for an externally generated bit clock.  00 Bus Clock selected. 01 Master Clock 1 selected. 10 Master Clock 2 selected. 11 Master Clock 3 selected.
25 BCP	<b>Bit clock polarity</b>  Configures the polarity of the bit clock.  0 Bit Clock is active high (drive outputs on rising edge and sample inputs on falling edge). 1 Bit Clock is active low (drive outputs on falling edge and sample inputs on rising edge).
24 BCD	<b>Bit clock direction</b>  Configures the direction of the bit clock.  0 Bit clock is generated externally (slave mode). 1 Bit clock is generated internally (master mode).
23–8 Reserved	This read-only field is reserved and always has the value zero.
7–0 DIV	<b>Bit clock divide</b>  Divides down the audio master clock to generate the bit clock when configured for an internal bit clock. The division value is $(DIV + 1) * 2$ .

### 59.3.13 SAI Receive Configuration 3 Register (I2Sx\_RCR3)

This register should not be altered when the receive enable bit is set.

Addresses: I2S0\_RCR3 is 4002\_F000h base + 8Ch offset = 4002\_F08Ch

I2S1\_RCR3 is 400A\_F000h base + 8Ch offset = 400A\_F08Ch



#### I2Sx\_RCR3 field descriptions


Field	Description
31–18 Reserved	This read-only field is reserved and always has the value zero.
17–16 RCE	Receive channel enable  Enables a data channel for a receive operation. A channel should be enabled before its FIFO is accessed.
15–5 Reserved	This read-only field is reserved and always has the value zero.
4–0 WDFL	Word flag configuration  Configures which word the start of word flag is set. The value written should be one less than the word number (for example, write zero to configure for the first word in the frame). When configured to a value greater than the Frame Size field, then the start of word flag is never set.

### 59.3.14 SAI Receive Configuration 4 Register (I2Sx\_RCR4)

This register should not be altered when the receive enable bit is set.

Addresses: I2S0\_RCR4 is 4002\_F000h base + 90h offset = 4002\_F090h

I2S1\_RCR4 is 400A\_F000h base + 90h offset = 400A\_F090h



#### I2Sx\_RCR4 field descriptions

Field	Description
31–21 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

**I2Sx\_RCR4 field descriptions (continued)**


<b>Field</b>	<b>Description</b>
20–16 FRSZ	<p>Frame size</p> <p>Configures the number of words in each frame. The value written should be one less than the number of words in the frame (for example, write 0 for one word per frame). The maximum supported frame size is 32 words.</p>
15–13 Reserved	This read-only field is reserved and always has the value zero.
12–8 SYWD	<p>Sync width</p> <p>Configures the length of the frame sync in number of bit clocks. The value written should be one less than the number of bit clocks (for example, write 0 for the frame sync to assert for one bit clock only). The sync width cannot be configured longer than the first word of the frame.</p>
7–5 Reserved	This read-only field is reserved and always has the value zero.
4 MF	<p>MSB first</p> <p>Specifies whether the LSB or the MSB is transmitted/received first.</p> <p>0 LBS is transmitted/received first. 1 MBS is transmitted/received first.</p>
3 FSE	<p>Frame sync early</p> <p>0 Frame sync asserts with the first bit of the frame. 1 Frame sync asserts one bit before the first bit of the frame.</p>
2 Reserved	This read-only field is reserved and always has the value zero.
1 FSP	<p>Frame sync polarity</p> <p>Configures the polarity of the frame sync.</p> <p>0 Frame sync is active high. 1 Frame sync is active low.</p>
0 FSD	<p>Frame sync direction</p> <p>Configures the direction of the frame sync.</p> <p>0 Frame Sync is generated externally (slave mode). 1 Frame Sync is generated internally (master mode).</p>

### 59.3.15 SAI Receive Configuration 5 Register (I2Sx\_RCR5)

This register should not be altered when the receive enable bit is set.

Addresses: I2S0\_RCR5 is 4002\_F000h base + 94h offset = 4002\_F094h

I2S1\_RCR5 is 400A\_F000h base + 94h offset = 400A\_F094h



#### I2Sx\_RCR5 field descriptions

Field	Description
31–29 Reserved	This read-only field is reserved and always has the value zero.
28–24 WNW	Word N width  Configures the number of bits in each word, for each word except the first in the frame. The value written should be one less than the number of bits per word. This field must be configured greater than or equal to Word 0 Width even when there is only one word in each frame. Words of fewer than 8 bits wide are not supported.
23–21 Reserved	This read-only field is reserved and always has the value zero.
20–16 WOW	Word 0 width  Configures the number of bits in the first word in each frame. The value written should be one less than the number of bits in the first word. Words of less than 8 bits wide are not supported if there is only one word per frame.
15–13 Reserved	This read-only field is reserved and always has the value zero.
12–8 FBT	First bit shifted  Configures the bit index for the first bit received for each word in the frame. If configured for MSB First. The index of the next bit received is one less than the current bit received. If configured for LSB First, the index of the next bit received is one more than the current bit received. The value written should be greater than or equal to the word width when configured for MSB First. The value written should be less than or equal to (31 - word with) when configured for LSB First.
7–0 Reserved	This read-only field is reserved and always has the value zero.

### 59.3.16 SAI Receive Data Register (I2Sx\_RDR)


Reading this register introduces one additional peripheral clock wait state on each read.

Addresses: I2S0\_RDR0 is 4002\_F000h base + A0h offset = 4002\_F0A0h

I2S0\_RDR1 is 4002\_F000h base + A4h offset = 4002\_F0A4h

I2S1\_RDR0 is 400A\_F000h base + A0h offset = 400A\_F0A0h

I2S1\_RDR1 is 400A\_F000h base + A4h offset = 400A\_F0A4h



#### I2Sx\_RDRn field descriptions

Field	Description
31–0 RDR[31:0]	Receive data register  The corresponding receive channel enable should be set before accessing a receive data register. Reads from this register when the receive FIFO is not empty will return the data from the top of the receive FIFO. Reads from this register when the receive FIFO is empty are ignored.

### 59.3.17 SAI Receive FIFO Register (I2Sx\_RFR)


The MSB of the read pointer and write pointer is used to distinguish between FIFO full and empty conditions. If the read and write pointers are identical then the FIFO is empty. If the read and write pointers are identical except for the MSB then the FIFO is full.

Addresses: I2S0\_RFR0 is 4002\_F000h base + C0h offset = 4002\_F0C0h

I2S0\_RFR1 is 4002\_F000h base + C4h offset = 4002\_F0C4h

I2S1\_RFR0 is 400A\_F000h base + C0h offset = 400A\_F0C0h

I2S1\_RFR1 is 400A\_F000h base + C4h offset = 400A\_F0C4h



#### I2Sx\_RFRn field descriptions

Field	Description
31–20 Reserved	This read-only field is reserved and always has the value zero.

Table continues on the next page...

**I2Sx\_RFRn field descriptions (continued)**


Field	Description
19–16 WFP	Write FIFO pointer FIFO write pointer for receive data channel.
15–4 Reserved	This read-only field is reserved and always has the value zero.
3–0 RFP	Read FIFO pointer FIFO read pointer for receive data channel.

**59.3.18 SAI Receive Mask Register (I2Sx\_RMR)**

This register is double-buffered and updates when the receive enable bit is first set and then at the end of each frame. This allows the masked words in each frame to change from frame to frame.

Addresses: I2S0\_RMR is 4002\_F000h base + E0h offset = 4002\_F0E0h

I2S1\_RMR is 400A\_F000h base + E0h offset = 400A\_F0E0h



**I2Sx\_RMR field descriptions**

Field	Description
31–0 RWM	Receive word mask For each word in the frame, configures if the receive word is masked. 0 Word N is enabled. 1 Word N is masked.

### 59.3.19 SAI MCLK Control Register (I2Sx\_MCR)

The MCLK Control Register controls the clock source and direction of the Audio Master Clock.

Addresses: I2S0\_MCR is 4002\_F000h base + 100h offset = 4002\_F100h

I2S1\_MCR is 400A\_F000h base + 100h offset = 400A\_F100h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	DUF	MOE	0				MICS		0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### I2Sx\_MCR field descriptions

Field	Description
31 DUF	<p>Divider Update Flag</p> <p>Provides the status of on-the-fly updates to the MCLK Divider ratio.</p> <p>0 MCLK Divider ratio is not being updated currently. 1 MCLK Divider ratio is updating on-the-fly. Further updates to the MCLK Divider ratio are blocked while this flag remains set.</p>
30 MOE	<p>MCLK Output Enable</p> <p>Enables the MCLK Divider and configures the SAI_MCLK pin as an output. When software clears this bit, this bit remains set until the MCLK divider is fully disabled.</p> <p>0 SAI_MCLK pin is configured as an input that bypasses the MCLK Divider. 1 SAI_MCLK pin is configured as an output from the MCLK Divider and the MCLK Divider is enabled.</p>
29–26 Reserved	This read-only field is reserved and always has the value zero.
25–24 MICS	<p>MCLK Input Clock Select</p> <p>Selects the clock input to the MCLK Divider. This field cannot be changed when the MCLK divider is enabled. See the Chip Configuration details for information about the connections to these inputs.</p> <p>00 MCLK Divider input clock 0 selected. 01 MCLK Divider input clock 1 selected.</p>

Table continues on the next page...

### I2Sx\_MCR field descriptions (continued)


Field	Description
10	MCLK Divider input clock 2 selected.
11	MCLK Divider input clock 3 selected.
23–0 Reserved	This read-only field is reserved and always has the value zero.

### 59.3.20 MCLK Divide Register (I2Sx\_MDR)

Configures the MCLK Divide Ratio. Although the MCLK Divide Register can be changed when the MCLK divided clock is enabled, additional writes to the MCLK Divide Register are blocked while the Divider Update Flag is set. Writes to the MCLK Divide Register when the MCLK divided clock is disabled do not set the Divider Update Flag.

Addresses: I2S0\_MDR is 4002\_F000h base + 104h offset = 4002\_F104h

I2S1\_MDR is 400A\_F000h base + 104h offset = 400A\_F104h



### I2Sx\_MDR field descriptions

Field	Description
31–20 Reserved	This read-only field is reserved and always has the value zero.
19–12 FRACT	MCLK Fraction  The MCLK FRACT must be set equal or less than the MCLK DIVIDE. Sets the MCLK divide ratio such that: $MCLK\ output = MCLK\ input * ((FRACT + 1) / (DIVIDE + 1))$
11–0 DIVIDE	MCLK Divide  The MCLK FRACT must be set equal or less than the MCLK DIVIDE. Sets the MCLK divide ratio such that: $MCLK\ output = MCLK\ input * ((FRACT + 1) / (DIVIDE + 1))$

## 59.4 Functional description

### 59.4.1 SAI clocking


The SAI clocks include the audio master clock, the bit clock, and the bus clock.

### 59.4.1.1 Audio Master Clock

The audio master clock is used to generate the bit clock when the receiver or transmitter is configured for an internally generated bit clock. The transmitter and receiver can independently select between the bus clock and up to three audio master clocks to generate the bit clock.

Each SAI peripheral can control the input clock selection, pin direction and divide ratio of one audio master clock. The input clock selection and pin direction cannot be altered if an SAI using that audio master clock has been enabled. The master clock divide ratio can be altered while an SAI is using that master clock, although the change in the divide ratio takes several cycles. The divide update flag can be polled to determine when the divide ratio change has completed.

The audio master clock generation and selection is chip specific. Refer to chip-specific clocking information about how the audio master clocks are generated. A typical implementation appears in the following figure.



**Figure 59-86. SAI Master Clock Generation**

### 59.4.1.2 Bit Clock

The SAI transmitter and receiver support asynchronous free running bit clocks that can be generated internally from an audio master clock or supplied externally. There is also the option for synchronous bit clock and frame sync operation between the receiver and transmitter or between multiple SAI peripherals.

Externally generated bit clocks should be enabled before the SAI transmitter or receiver is enabled and should be disabled after the SAI transmitter or receiver is disabled and they have completed their current frames.

### 59.4.1.3 Bus Clock

The bus clock is used by the control and configuration registers and to generate synchronous interrupts and DMA requests.

## 59.4.2 SAI resets

The SAI is asynchronously reset on system reset. The SAI has a software reset and a FIFO reset.

### 59.4.2.1 Software reset

The SAI transmitter includes a software reset that resets all transmitter internal logic, including the bit clock generation, status flags and FIFO pointers. It does not reset the configuration registers. The software reset remains asserted until cleared by software.

The SAI receiver includes a software reset that resets all receiver internal logic, including the bit clock generation, status flags and FIFO pointers. It does not reset the configuration registers. The software reset remains asserted until cleared by software.

### 59.4.2.2 FIFO reset

The SAI transmitter includes a FIFO reset that synchronizes the FIFO write pointer to the same value as the FIFO read pointer. This empties the FIFO contents and is to be used after the Transmit FIFO Error Flag is set, and before the FIFO is re-initialized and the Error Flag is cleared. The FIFO Reset is asserted for one cycle only.

The SAI receiver includes a FIFO reset that synchronizes the FIFO read pointer to the same value as the FIFO write pointer. This empties the FIFO contents and is to be used after the Receive FIFO Error Flag is set and any remaining data has been read from the FIFO, and before the Error Flag is cleared. The FIFO Reset is asserted for one cycle only.

## 59.4.3 Synchronous Modes

The SAI transmitter and receiver can operate synchronously to each other or synchronously to other SAI peripherals.

### 59.4.3.1 Synchronous Mode

The SAI transmitter and receiver can be configured to operate with synchronous bit clock and frame sync.

If the transmitter bit clock and frame sync are to be used by both the transmitter and receiver, the transmitter should be configured for asynchronous operation and the receiver for synchronous operation. In synchronous mode, the receiver is only enabled when both the transmitter and receiver are both enabled. It is recommended that the transmitter is the last enabled and the first disabled.

If the receiver bit clock and frame sync are to be used by both the transmitter and receiver, the receiver should be configured for asynchronous operation and the transmitter for synchronous operation. In synchronous mode, the transmitter is only enabled when both the receiver and transmitter are both enabled. It is recommended that the receiver is the last enabled and the first disabled.

When operating in synchronous mode only the bit clock, frame sync and transmitter/receiver enable are shared. The transmitter and receiver otherwise operate independently, although configuration registers should be configured consistently across both the transmitter and receiver.

### 59.4.3.2 Multiple SAI Synchronous Mode

Synchronous operation between multiple SAI peripherals is not supported on all devices, and requires the source of the bit clock and frame sync to be configured for asynchronous operation and the remaining users of the bit clock and frame sync to be configured for synchronous operation.

Synchronous operation between multiple SAI transmitters or receivers also requires the source of the bit clock and frame sync to be enabled for any of the synchronous transmitters or receivers to also be enabled. It is recommended that the source of the bit clock and frame sync is the last enabled and the first disabled.

When operating in synchronous mode only the bit clock, frame sync and transmitter/receiver enable are shared. The separate SAI peripherals otherwise operate independently, although configuration registers should be configured consistently across both the transmitter and receiver.

## 59.4.4 Frame sync configuration

The Frame Sync signal is used to indicate the start of each Frame. A valid Frame Sync requires a rising edge (if active high) or falling edge (if active low) to be detected and the Transmitter or Receiver cannot be busy with a previous frame. A valid Frame Sync is also ignored (slave mode) or not generated (master mode) for the first four bit clock cycles after enabling the Transmitter or Receiver.

The Transmitter and Receiver Frame Sync can be configured independently with any of the following options:

- Externally generated or internally generated
- Active high or active low
- Asserts with first bit in frame or asserts one bit early
- Asserts for between 1 bit clock and first word length
- Frame length can be configured from 1 word per frame to 32 words per frame
- Word length can be configured to support from 8 bits to 32 bits per word
  - First word length and remaining word lengths can be configured separately
- Can be configured for Most Significant Bit first or Least Significant Bit first

These configuration options cannot be changed after the SAI transmitter or receiver is enabled.

## 59.4.5 Data FIFO

### 59.4.5.1 Data alignment

Each transmit and receive channel includes a FIFO of size  $8 \times 32$ -bit. The FIFO data is accessed using the SAI Transmit/Receive Data Registers. Data in the FIFO can be aligned anywhere within the 32-bit wide register through the use of the First Bit Shifted configuration field, which selects the bit index (between 31 and 0) of the first bit shifted.

Examples of supported data alignment and the required First Bit Shifted configuration are illustrated in [Figure 59-87](#) for LSB First configurations and [Figure 59-88](#) for MSB First configurations.




Figure 59-87. SAI First Bit Shifted, LSB First




Figure 59-88. SAI First Bit Shifted, MSB First

### 59.4.5.2 FIFO pointers

When writing to the Transmit Data Register (TDR), the write FIFO pointer increments after each valid write. The SAI supports 8-bit and 16-bit writes to TDR for transmitting 8-bit and 16-bit data respectively.

Writes to the Transmit Data Register are ignored if the corresponding Transmit Channel Enable is clear or if the FIFO is full. If the Transmit FIFO is empty, the Transmit Data Register must be written at least three bit clocks before the start of the next unmasked word to avoid a FIFO underrun.

When reading the Receive Data Register (RDR), the read FIFO pointer increments after each valid read. The SAI supports 8-bit and 16-bit reads from RDR for receiving 8-bit and 16-bit data respectively.

Reads from the Receive Data Register are ignored if the corresponding Receive Channel Enable is clear or if the FIFO is empty. If the Receive FIFO is full, the Receive Data Register must be read at least three bit clocks before the end of an unmasked word to avoid a FIFO overrun.

### 59.4.6 Word mask register

The SAI transmitter and receiver each contain a word mask register that can be used to mask any word in the frame. Since the Word Mask Register is double buffered, software can update it before the end of each frame to mask a particular word in the next frame.

The transmitter word mask causes the Transmit Data pin to be tri-stated for the length of each selected word and the transmit FIFO is not read for masked words.

The receiver word mask causes the received data for each selected word to be discarded and not written to the receive FIFO.

### 59.4.7 Interrupts and DMA requests

The SAI transmitter and receiver generate separate interrupts and separate DMA requests, but support the same status flags. Asynchronous versions of the transmitter and receiver interrupts are generated to wake up the CPU from stop mode.

#### 59.4.7.1 FIFO data ready flag

The FIFO data ready flag is set based on the number of entries in the FIFO and the FIFO watermark configuration.

The transmit data ready flag is set when the number of entries in any of the enabled transmit FIFOs is less than or equal to the transmit FIFO watermark configuration and is cleared when the number of entries in each enabled transmit FIFO is greater than the transmit FIFO watermark configuration.

The receive data ready flag is set when the number of entries in any of the enabled receive FIFOs is greater than the receive FIFO watermark configuration and is cleared when the number of entries in each enabled receive FIFO is less than or equal to the receive FIFO watermark configuration.

The FIFO data ready flag can generate an interrupt or a DMA request.

### 59.4.7.2 FIFO warning flag

The FIFO warning flag is set based on the number of entries in the FIFO.

The transmit warning flag is set when the number of entries in any of the enabled transmit FIFOs is empty and is cleared when the number of entries in each enabled transmit FIFO is not empty.

The receive warning flag is set when the number of entries in any of the enabled receive FIFOs is full and is cleared when the number of entries in each enabled receive FIFO is not full.

The FIFO warning flag can generate an Interrupt or a DMA request.

### 59.4.7.3 FIFO error flag

The transmit FIFO error flag is set when the any of the enabled transmit FIFOs underflow. After it is set, all enabled transmit channels repeat the last valid word read from the transmit FIFO until the transmit FIFO error flag is cleared and the start of the next transmit frame. All enabled transmit FIFOs should be reset and initialized with new data before the transmit FIFO error flag is cleared.

The receive FIFO error flag is set when the any of the enabled receive FIFOs overflow. After it is set, all enabled receive channels discard received data until the receive FIFO error flag is cleared and the start of the next receive frame. All enabled receive FIFOs should be emptied before the receive FIFO error flag is cleared.

The FIFO error flag can generate an interrupt only.

### 59.4.7.4 Sync error flag

The sync error flag is set when configured for an externally generated frame sync and the external frame sync asserts when the transmitter or receiver is busy with the previous frame. The external frame sync assertion is ignored and the sync error flag is set. The transmitter or receiver continues checking for frame sync assertion at the end of each frame (or when idle) when the sync error flag is set.

The sync error flag can generate an interrupt only.

### **59.4.7.5 Word start flag**

The word start flag is set at the start of the second bit clock for the selected word, as configured by the Word Flag register field.

The word start flag can generate an interrupt only.

# Chapter 60

## General purpose input/output (GPIO)

### 60.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The general purpose input and output (GPIO) module interfaces to the processor core via a zero wait state interface for maximum pin performance. Accesses of any data size are supported to the GPIO registers.

The GPIO data direction and output data registers control the direction and output data of each pin when the pin is configured for the GPIO function. The GPIO input data register displays the logic value on each pin when the pin is configured for any digital function, provided the corresponding port control and interrupt module for that pin is enabled.

Efficient bit banging of the general purpose outputs is supported through the addition of set, clear and toggle write-only registers for each port output data register.

#### 60.1.1 Features

- Rapid general purpose input and output
  - Pin input data register visible in all digital pin-muxing modes
  - Pin output data register with corresponding set/clear/toggle registers
  - Pin data direction register
  - Zero wait state access to GPIO registers

#### 60.1.2 Modes of operation

### 60.1.2.1 Run mode

In run mode, the GPIO operates normally.

### 60.1.2.2 Wait mode

In wait mode, the GPIO operates normally.

### 60.1.2.3 Stop mode

The GPIO is disabled in stop mode, although the pins retain their state.

### 60.1.2.4 Debug mode

In debug mode, the GPIO operates normally.

## 60.1.3 GPIO signal descriptions

**Table 60-1. GPIO signal descriptions**

Signal	Description	I/O
PORTA[31:0]	General purpose input/output	I/O
PORTB[31:0]	General purpose input/output	I/O
PORTC[31:0]	General purpose input/output	I/O
PORTD[31:0]	General purpose input/output	I/O
PORTE[31:0]	General purpose input/output	I/O
PORTF[31:0]	General purpose input/output	I/O

### NOTE

Not all pins within each port are implemented on each device. Refer to the Signal Multiplexing chapter for the number of GPIO ports available in the device.

### 60.1.3.1 Detailed signal description

Table 60-2. GPIO interface-detailed signal descriptions

Signal	I/O	Description	
PORTA[31:0]	I/O	General purpose input/output.	
PORTB[31:0]		State meaning	Asserted - pin is logic one. Negated - pin is logic zero.
PORTC[31:0]		Timing	Assertion - when output, occurs on rising edge of the system clock. For input, may occur at any time and input may be asserted asynchronously to the system clock.  Negation - when output, occurs on rising edge of the system clock. For input, may occur at any time and input may be asserted asynchronously to the system clock.
PORTD[31:0]			
PORTE[31:0]			
PORTF[31:0]			

## 60.2 Memory map and register definition

Any read or write access to the GPIO memory space that is outside the valid memory map results in a bus error. All register accesses complete with zero wait states, except error accesses which complete with one wait state.

### GPIO memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400F_F000	Port Data Output Register (GPIOA_PDOR)	32	R/W	0000_0000h	<a href="#">60.2.1/2150</a>
400F_F004	Port Set Output Register (GPIOA_PSOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.2/2151</a>
400F_F008	Port Clear Output Register (GPIOA_PCOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.3/2151</a>
400F_F00C	Port Toggle Output Register (GPIOA_PTOR)	32	W (always	0000_0000h	<a href="#">60.2.4/2152</a>

Table continues on the next page...

## GPIO memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
			reads zero)		
400F_F010	Port Data Input Register (GPIOA_PDIR)	32	R	0000_0000h	60.2.5/ 2153
400F_F014	Port Data Direction Register (GPIOA_PDDR)	32	R/W	0000_0000h	60.2.6/ 2153
400F_F040	Port Data Output Register (GPIOB_PDOR)	32	R/W	0000_0000h	60.2.1/ 2150
400F_F044	Port Set Output Register (GPIOB_PSOR)	32	W (always reads zero)	0000_0000h	60.2.2/ 2151
400F_F048	Port Clear Output Register (GPIOB_PCOR)	32	W (always reads zero)	0000_0000h	60.2.3/ 2151
400F_F04C	Port Toggle Output Register (GPIOB_PTOR)	32	W (always reads zero)	0000_0000h	60.2.4/ 2152
400F_F050	Port Data Input Register (GPIOB_PDIR)	32	R	0000_0000h	60.2.5/ 2153
400F_F054	Port Data Direction Register (GPIOB_PDDR)	32	R/W	0000_0000h	60.2.6/ 2153
400F_F080	Port Data Output Register (GPIOC_PDOR)	32	R/W	0000_0000h	60.2.1/ 2150
400F_F084	Port Set Output Register (GPIOC_PSOR)	32	W (always reads zero)	0000_0000h	60.2.2/ 2151
400F_F088	Port Clear Output Register (GPIOC_PCOR)	32	W (always reads zero)	0000_0000h	60.2.3/ 2151
400F_F08C	Port Toggle Output Register (GPIOC_PTOR)	32	W (always reads zero)	0000_0000h	60.2.4/ 2152
400F_F090	Port Data Input Register (GPIOC_PDIR)	32	R	0000_0000h	60.2.5/ 2153
400F_F094	Port Data Direction Register (GPIOC_PDDR)	32	R/W	0000_0000h	60.2.6/ 2153
400F_F0C0	Port Data Output Register (GPIOD_PDOR)	32	R/W	0000_0000h	60.2.1/ 2150

Table continues on the next page...

## GPIO memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400F_F0C4	Port Set Output Register (GPIO_D_PSOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.2/2151</a>
400F_F0C8	Port Clear Output Register (GPIO_D_PCOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.3/2151</a>
400F_F0CC	Port Toggle Output Register (GPIO_D_PTOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.4/2152</a>
400F_F0D0	Port Data Input Register (GPIO_D_PDIR)	32	R	0000_0000h	<a href="#">60.2.5/2153</a>
400F_F0D4	Port Data Direction Register (GPIO_D_PDDR)	32	R/W	0000_0000h	<a href="#">60.2.6/2153</a>
400F_F100	Port Data Output Register (GPIOE_PDOR)	32	R/W	0000_0000h	<a href="#">60.2.1/2150</a>
400F_F104	Port Set Output Register (GPIOE_PSOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.2/2151</a>
400F_F108	Port Clear Output Register (GPIOE_PCOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.3/2151</a>
400F_F10C	Port Toggle Output Register (GPIOE_PTOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.4/2152</a>
400F_F110	Port Data Input Register (GPIOE_PDIR)	32	R	0000_0000h	<a href="#">60.2.5/2153</a>
400F_F114	Port Data Direction Register (GPIOE_PDDR)	32	R/W	0000_0000h	<a href="#">60.2.6/2153</a>
400F_F140	Port Data Output Register (GPIOF_PDOR)	32	R/W	0000_0000h	<a href="#">60.2.1/2150</a>
400F_F144	Port Set Output Register (GPIOF_PSOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.2/2151</a>
400F_F148	Port Clear Output Register (GPIOF_PCOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.3/2151</a>

Table continues on the next page...

## GPIO memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
400F_F14C	Port Toggle Output Register (GPIOF_PTOR)	32	W (always reads zero)	0000_0000h	<a href="#">60.2.4/2152</a>
400F_F150	Port Data Input Register (GPIOF_PDIR)	32	R	0000_0000h	<a href="#">60.2.5/2153</a>
400F_F154	Port Data Direction Register (GPIOF_PDDR)	32	R/W	0000_0000h	<a href="#">60.2.6/2153</a>

## 60.2.1 Port Data Output Register (GPIOx\_PDOR)

Addresses: GPIOA\_PDOR is 400F\_F000h base + 0h offset = 400F\_F000h


GPIOB\_PDOR is 400F\_F040h base + 0h offset = 400F\_F040h

GPIOC\_PDOR is 400F\_F080h base + 0h offset = 400F\_F080h

GPIOD\_PDOR is 400F\_F0C0h base + 0h offset = 400F\_F0C0h

GPIOE\_PDOR is 400F\_F100h base + 0h offset = 400F\_F100h

GPIOF\_PDOR is 400F\_F140h base + 0h offset = 400F\_F140h



## GPIOx\_PDOR field descriptions

Field	Description
31–0 PDO	<p>Port Data Output</p> <p>Unimplemented pins for a particular device read as zero.</p> <p>0 Logic level 0 is driven on pin provided pin is configured for General Purpose Output.</p> <p>1 Logic level 1 is driven on pin provided pin is configured for General Purpose Output.</p>

## 60.2.2 Port Set Output Register (GPIOx\_PSOR)

Addresses: GPIOA\_PSOR is 400F\_F000h base + 4h offset = 400F\_F004h


GPIOB\_PSOR is 400F\_F040h base + 4h offset = 400F\_F044h

GPIOC\_PSOR is 400F\_F080h base + 4h offset = 400F\_F084h

GPIOD\_PSOR is 400F\_F0C0h base + 4h offset = 400F\_F0C4h

GPIOE\_PSOR is 400F\_F100h base + 4h offset = 400F\_F104h

GPIOF\_PSOR is 400F\_F140h base + 4h offset = 400F\_F144h



### GPIOx\_PSOR field descriptions

Field	Description
31–0 PTSO	<p>Port Set Output</p> <p>Writing to this register will update the contents of the corresponding bit in the Port Data Output Register (PDOR) as follows:</p> <p>0 Corresponding bit in PDORn does not change.</p> <p>1 Corresponding bit in PDORn is set to logic one.</p>

## 60.2.3 Port Clear Output Register (GPIOx\_PCOR)

Addresses: GPIOA\_PCOR is 400F\_F000h base + 8h offset = 400F\_F008h


GPIOB\_PCOR is 400F\_F040h base + 8h offset = 400F\_F048h

GPIOC\_PCOR is 400F\_F080h base + 8h offset = 400F\_F088h

GPIOD\_PCOR is 400F\_F0C0h base + 8h offset = 400F\_F0C8h

GPIOE\_PCOR is 400F\_F100h base + 8h offset = 400F\_F108h

GPIOF\_PCOR is 400F\_F140h base + 8h offset = 400F\_F148h



### GPIOx\_PCOR field descriptions


Field	Description
31–0 PTCO	Port Clear Output

**GPIOx\_PCOR field descriptions (continued)**

Field	Description
	Writing to this register will update the contents of the corresponding bit in the Port Data Output Register (PDOR) as follows:  0 Corresponding bit in PDORn does not change. 1 Corresponding bit in PDORn is cleared to logic zero.

**60.2.4 Port Toggle Output Register (GPIOx\_PTOR)**

Addresses: GPIOA\_PTOR is 400F\_F000h base + Ch offset = 400F\_F00Ch  
 GPIOB\_PTOR is 400F\_F040h base + Ch offset = 400F\_F04Ch  
 GPIOC\_PTOR is 400F\_F080h base + Ch offset = 400F\_F08Ch  
 GPIOD\_PTOR is 400F\_F0C0h base + Ch offset = 400F\_F0CCh  
 GPIOE\_PTOR is 400F\_F100h base + Ch offset = 400F\_F10Ch  
 GPIOF\_PTOR is 400F\_F140h base + Ch offset = 400F\_F14Ch



**GPIOx\_PTOR field descriptions**

Field	Description
31–0 PTTO	Port Toggle Output  Writing to this register will update the contents of the corresponding bit in the Port Data Output Register (PDOR) as follows:  0 Corresponding bit in PDORn does not change. 1 Corresponding bit in PDORn is set to the inverse of its existing logic state.

## 60.2.5 Port Data Input Register (GPIOx\_PDIR)

Addresses: GPIOA\_PDIR is 400F\_F000h base + 10h offset = 400F\_F010h


GPIOB\_PDIR is 400F\_F040h base + 10h offset = 400F\_F050h

GPIOC\_PDIR is 400F\_F080h base + 10h offset = 400F\_F090h

GPIOD\_PDIR is 400F\_F0C0h base + 10h offset = 400F\_F0D0h

GPIOE\_PDIR is 400F\_F100h base + 10h offset = 400F\_F110h

GPIOF\_PDIR is 400F\_F140h base + 10h offset = 400F\_F150h



### GPIOx\_PDIR field descriptions

Field	Description
31–0 PDI	<p>Port Data Input</p> <p>Unimplemented pins for a particular device read as zero. Pins that are not configured for a digital function read as zero. If the corresponding Port Control and Interrupt module is disabled, then that Port Data Input Register does not update.</p> <p>0 Pin logic level is logic zero or is not configured for use by digital function. 1 Pin logic level is logic one.</p>

## 60.2.6 Port Data Direction Register (GPIOx\_PDDR)

The PDDR configures the individual port pins for input or output.

Addresses: GPIOA\_PDDR is 400F\_F000h base + 14h offset = 400F\_F014h


GPIOB\_PDDR is 400F\_F040h base + 14h offset = 400F\_F054h

GPIOC\_PDDR is 400F\_F080h base + 14h offset = 400F\_F094h

GPIOD\_PDDR is 400F\_F0C0h base + 14h offset = 400F\_F0D4h

GPIOE\_PDDR is 400F\_F100h base + 14h offset = 400F\_F114h

GPIOF\_PDDR is 400F\_F140h base + 14h offset = 400F\_F154h



## GPIOx\_PDDR field descriptions

Field	Description
31–0 PDD	Port data direction  0 Pin is configured as general purpose input, if configured for the GPIO function 1 Pin is configured for general purpose output, if configured for the GPIO function

## 60.3 Functional description

### 60.3.1 General purpose input

The logic state of each pin is available via the pin data input registers, provided the pin is configured for a digital function and the corresponding port control and interrupt module is enabled.

The pin data input registers return the synchronized pin state after any enabled digital filter in the port control and interrupt module. The input pin synchronizers are shared with the port control and interrupt module, so that if the corresponding port control and interrupt module is disabled then synchronizers are also disabled. This reduces power consumption when a port is not required for general purpose input functionality.

### 60.3.2 General purpose output

The logic state of each pin can be controlled via the pin data output registers and port data direction registers, provided the pin is configured for the GPIO function.

If a pin is configured for the GPIO function and the corresponding port data direction register bit is clear then the pin is configured as an input.

If a pin is configured for the GPIO function and the corresponding port data direction register bit is set then the pin is configured as an output and the logic state of the pin is equal to the corresponding pin data output register.

To facilitate efficient bit banging on the general purpose outputs, pin data set, pin data clear and pin data toggle registers exist to allow one or more outputs within the one port to be set, cleared or toggled from a single register write.

The corresponding port control and interrupt module does not need to be enabled to update the state of the pin output enable registers and pin data output registers (including the set/clear/toggle registers).

# Chapter 61

## Touch sense input (TSI)

### 61.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The touch sensing input (TSI) module provides capacitive touch sensing detection with high sensitivity and enhanced robustness. Each TSI pin implements the capacitive measurement of an electrode having individual programmable detection thresholds and result registers. The TSI module can be functional in several low power modes with ultra low current adder and waking up the CPU in a touch event. It provides a solid capacitive measurement module to the implementation of touch keypad, rotaries and sliders.

### 61.2 Features

TSI module features included:

- Support as many as 16 input capacitive touch sensing pins with individual result registers
- Automatic detection of electrode capacitance change in low power mode with programmable upper and lower threshold
- Automatic periodic scan unit with different duty cycles for run and low power modes
- Fully support with FSL touch sensing SW library suite the implementation of keypads, rotaries and sliders
- Operation across all low power modes: WAIT, STOP, VLPR, VLPW, VLPS, LLS, VLLS{3,2,1}
- Capability to wake up MCU from low power modes.
- Configurable interrupts:
  - End-of-scan or out-of-range interrupt
  - TSI error interrupts: pad short to  $V_{DD}/V_{SS}$  or conversion overrun

## Overview

- Compensate temperature and supply voltage variations
- Stand alone operation not requiring any external crystal even in low power modes
- Configurable integration of each electrode capacitance measurement from 1 to 4096 periods
- Programmable Electrode Oscillator and TSI Reference Oscillator allowing high sensitivity, small scan time and low power functionality.
- Only uses one pin per electrode implementation with no external hardware required

### 61.3 Overview

This section presents an overview of the TSI module. The following figure presents the simplified TSI module block diagram.





Figure 61-1. Touch sensing input block diagram

### 61.3.1 Electrode capacitance measurement unit

The electrode capacitance measurement unit senses the capacitance of a TSI pin and outputs a 16-bit result. This module is based in dual oscillator architecture. One oscillator is connected to the external electrode array and oscillates according to the electrode capacitance, while the other according to an internal reference capacitor. The pin capacitance measurement is given by the counted number of periods of the reference oscillator during a pre-defined number of electrode oscillations.

The electrode oscillator charges and discharges the pin capacitance with a programmable current source in order to accommodate several different sizes of electrode capacitances. The electrode oscillator frequency, before being compared to that of the reference oscillator, goes through a prescaler and module counter to decrease its frequency and consecutively increase the measurement resolution and noise robustness.

The following figure presents the simplified block diagram of how the electrode capacitance is measured.



**Figure 61-2. TSI capacitance measurement unit block diagram**

### 61.3.2 Electrode scan unit

This session describes the functionality of the electrode scan unit. It is responsible for triggering the start of the active electrode scan.

The touch sense input module needs to periodically scan all active electrodes to determine if a touch event has occurred. The electrode scan unit is responsible for defining two independent scan periods, one for TSI active mode and the other for TSI low power mode. This independent control allows the application to configure longer

scan period during low power mode, so contributing to smaller average power consumption. The TSI, in low power mode, has the capability to wake up the CPU upon an electrode capacitance change. When the CPU wakes, the TSI enters active mode, and a shorter scan period can provide a faster response time and more robust touch detection. Apart from the periodical mode, the electrode scan unit also allows software triggering of the electrode scans. This feature is very useful for initialization of the touch application for detecting the initial electrode capacitances. This module generates configurable end-of-scan interrupt to indicate the application that all electrodes were scanned. In the event starting a new electrode scan while a previous one is still in progress an overrun error flag is generated.

### 61.3.3 Touch detection unit

The touch detection unit indicates any change in the low power electrode pin capacitance. The purpose of this module is to only wake up the CPU from low power modes in the event of a electrode capacitance change. So, if there is no capacitance change in the electrode, the MCU stays in low power mode indefinitely, while keeping the electrode monitoring, ensuring minimal power consumption.

This module compares the pin capacitance value in the result register with a pre-configured low and high threshold. If the capacitance result register value is outside the ranges defined by upper and lower threshold the touch detection unit generates an out-of-range flag indicating a pin capacitance change.

The upper and lower threshold values are configurable allowing the application to select the magnitude of the capacitance change to trigger the out-of-range flag. With the threshold values programmed properly, the application noise level does not cause frequent CPU interrupts, so minimizes the CPU usage.

## 61.4 Modes of operation

The TSI module has three operation modes: disabled, active mode and low power mode.

**Table 61-1. TSI Module functionality in MCU operation modes**

MCU operation mode	TSI clock sources	TSI operation mode when TSIEN = 1	Functional electrode pins	Required STPE state
Run	LPOCLK, MSGIRCLK, OSC0ERCLK	Active mode	All	Don't care
Wait	LPOCLK, MSGIRCLK, OSC0ERCLK	Active mode	All	Don't care

*Table continues on the next page...*

**Table 61-1. TSI Module functionality in MCU operation modes (continued)**

MCU operation mode	TSI clock sources	TSI operation mode when TSIEN = 1	Functional electrode pins	Required STPE state pins
Stop	LPOCLK, MSGIRCLK, OSC0ERCLK	Active mode	All	1
VLPRun	LPOCLK, MSGIRCLK, OSC0ERCLK	Active mode	All	Don't care
VLPWait	LPOCLK, MSGIRCLK, OSC0ERCLK	Active mode	All	Don't care
VLPStop	LPOCLK, MSGIRCLK, OSC0ERCLK	Active mode	All	1
LLS	LPOCLK, VLPOSCCLK	Low power mode	Determined by PEN[LPSP]	1
VLLS3	LPOCLK, VLPOSCCLK	Low power mode	Determined by PEN[LPSP]	1
VLLS2	LPOCLK, VLPOSCCLK	Low power mode	Determined by PEN[LPSP]	1
VLLS1	LPOCLK, VLPOSCCLK	Low power mode	Determined by PEN[LPSP]	1

### 61.4.1 TSI disabled mode

When GENCS[TSIEN] is cleared, the TSI module is disabled, and does not perform any functionality in any MCU operation mode.

### 61.4.2 TSI active mode

In active mode, the TSI module has its full functionality, being able to scan up to 16 electrodes. The TSI can be in active mode with the MCU in any of the following operational modes: run, wait, stop, VLPR, VLPW and VLPS.

Three clock sources can be selected for the TSI module in active mode: LPOCLK, MCGIRCLK and OSC0ERCLK.

### 61.4.3 TSI low power mode

The TSI module enters in low power mode if the GENCS[STPE] is set to one and the MCU enters in one of the following operational modes: LLS, VLLS1, VLLS2 and VLLS3. In low power mode, only one selectable pin is active, being able to perform

## Modes of operation

capacitance measurements. The scan period is defined by GENCS[LPSCNITV]. Two low power clock sources are available in the TSI low power mode, LPOCLK and VLPOSCCLK, being selected by the GENCS[LPCLKS].

In low power mode the TSI interrupt can also be configured as end-of-scan or out-of-range and the GENCS[TSIIEN] must be set in order to generate these interrupts. The TSI interrupt causes the exit of the low power mode and entrance in the active mode, and the MCU also wakes up.

In low power mode the electrode scan unit is always configured to periodical low power scan.

### 61.4.4 Block diagram

The following figure shows the block diagram of TSI module.<sup>1</sup>




Figure 61-3. TSI block diagram

1. The out of range functionality present in the Touch Detection Unit is only available in low power modes.

## 61.5 TSI signal descriptions

The TSI module has up to 16 external pins for touch sensing. The table below itemizes all the TSI external pins.

**Table 61-2. TSI signal descriptions**

Signal	Description	I/O
TSI_IN[15:0]	TSI capacitive pins. Switchable driver that connects directly to the electrode pins TSI[15:0] can operate as GPIO pins	I/O

### 61.5.1 TSI\_IN[15:0]

When TSI functionality is enabled by the PEN[PENn], the TSI analog portion uses corresponding TSI\_IN[n] pin to connect the module with the external electrode. The connection between the pin and the touch pad must be kept as short as possible to reduce distribution capacity on board.

## 61.6 Memory map and register definition

This section presents the touch sensing input module memory map and registers definition.

**TSI memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_5000	General Control and Status Register (TSI0_GENCS)	32	R/W	0000_0000h	<a href="#">61.6.1/2162</a>
4004_5004	SCAN Control Register (TSI0_SCANC)	32	R/W	0000_0000h	<a href="#">61.6.2/2166</a>
4004_5008	Pin Enable Register (TSI0_PEN)	32	R/W	0000_0000h	<a href="#">61.6.3/2167</a>
4004_500C	Wake-Up Channel Counter Register (TSI0_WUCNTR)	32	R/W	0000_0000h	<a href="#">61.6.4/2170</a>
4004_5100	Counter Register (TSI0_CNTR1)	32	R	0000_0000h	<a href="#">61.6.5/2170</a>


*Table continues on the next page...*

TSI memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
4004_5104	Counter Register (TSI0_CNTR3)	32	R	0000_0000h	61.6.5/2170
4004_5108	Counter Register (TSI0_CNTR5)	32	R	0000_0000h	61.6.5/2170
4004_510C	Counter Register (TSI0_CNTR7)	32	R	0000_0000h	61.6.5/2170
4004_5110	Counter Register (TSI0_CNTR9)	32	R	0000_0000h	61.6.5/2170
4004_5114	Counter Register (TSI0_CNTR11)	32	R	0000_0000h	61.6.5/2170
4004_5118	Counter Register (TSI0_CNTR13)	32	R	0000_0000h	61.6.5/2170
4004_511C	Counter Register (TSI0_CNTR15)	32	R	0000_0000h	61.6.5/2170
4004_5120	Low Power Channel Threshold Register (TSI0_THRESHOLD)	32	R/W	0000_0000h	61.6.6/2171

61.6.1 General Control and Status Register (TSIx\_GENCS)

Addresses: TSI0\_GENCS is 4004\_5000h base + 0h offset = 4004\_5000h



## TSIx\_GENCS field descriptions

Field	Description
31–29 Reserved	This read-only field is reserved and always has the value zero.
28 LPCLKS	Low Power Mode Clock Source Selection.  This bit-field can only be changed if the TSI module is disabled (TSIEN bit = 0).  0 LPOCLK is selected to determine the scan period in low power mode 1 VLPOSCCLK is selected to determine the scan period in low power mode
27–24 LPSCNITV	TSI Low Power Mode Scan Interval.  This bit-field can only be changed if the TSI module is disabled (TSIEN bit = 0).  0000 1 ms scan interval 0001 5 ms scan interval 0010 10 ms scan interval 0011 15 ms scan interval 0100 20 ms scan interval 0101 30 ms scan interval 0110 40 ms scan interval 0111 50 ms scan interval 1000 75 ms scan interval 1001 100 ms scan interval 1010 125 ms scan interval 1011 150 ms scan interval 1100 200 ms scan interval 1101 300 ms scan interval 1110 400 ms scan interval 1111 500 ms scan interval
23–19 NSCN	Number of Consecutive Scans per Electrode electrode.  This bit-field can only be changed if the TSI module is disabled (TSIEN bit = 0).  00000 Once per electrode 00001 Twice per electrode 00010 3 times per electrode 00011 4 times per electrode 00100 5 times per electrode 00101 6 times per electrode 00110 7 times per electrode 00111 8 times per electrode 01000 9 times per electrode 01001 10 times per electrode 01010 11 times per electrode 01011 12 times per electrode 01100 13 times per electrode 01101 14 times per electrode 01110 15 times per electrode 01111 16 times per electrode

*Table continues on the next page...*

## TSIx\_GENCS field descriptions (continued)

Field	Description
	10000 17 times per electrode 10001 18 times per electrode 10010 19 times per electrode 10011 20 times per electrode 10100 21 times per electrode 10101 22 times per electrode 10110 23 times per electrode 10111 24 times per electrode 11000 25 times per electrode 11001 26 times per electrode 11010 27 times per electrode 11011 28 times per electrode 11100 29 times per electrode 11101 30 times per electrode 11110 31 times per electrode 11111 32 times per electrode
18–16 PS	Electrode Oscillator prescaler. .  This bit-field can only be changed if the TSI module is disabled (TSIEN bit = 0)  000 Electrode Oscillator Frequency divided by 1 001 Electrode Oscillator Frequency divided by 2 010 Electrode Oscillator Frequency divided by 4 011 Electrode Oscillator Frequency divided by 8 100 Electrode Oscillator Frequency divided by 16 101 Electrode Oscillator Frequency divided by 32 110 Electrode Oscillator Frequency divided by 64 111 Electrode Oscillator Frequency divided by 128
15 EOSF	End of Scan Flag.  This flag is set when all active electrodes are scanned is ended after a scan trigger. Writing "1" to this bit will clear the flag to 0.
14 OUTRGF	Out of Range Flag.  This flag is set if the result register of the low power enabled electrode is outside the range defined by the TSI_THRESHOLD register. This flag is only set when the TSI is in low power mode. It can be read once the CPU wakes up. Writing "1" to this bit will clear the flag to 0.
13 EXTERF	External Electrode error occurred  This flag is set when an active electrode has a result register either 0x0000 or 0xFFFF. Writing "1" to this bit will clear the flag to 0.  0 No fault happend on TSI electrodes 1 Short to VDD or VSS was detected on one or more electrodes.
12 OVRF	Overrun error Flag. This flag is set when a scan trigger occurs while a scan is still in progress. Writing "1" to this bit will clear the flag to 0.

Table continues on the next page...

## TSIx\_GENCS field descriptions (continued)

Field	Description
	0 No over run. 1 Over Run occurred.
11–10 Reserved	This read-only field is reserved and always has the value zero.
9 SCNIP	Scan In Progress status "1" indicates a scanning process is in progress, this bit is read-only and changes automatically by the TSI model.
8 SWTS	Software Trigger Start Write a "1" to this bit will start a scan sequence and write a "0" to this bit has no effect.
7 TSIEN	Touch Sensing Input Module Enable 0 TSI module is disabled 1 TSI module is enabled
6 TSIIE	Touch Sensing Input Interrupt Module Enable 0 Interrupt from TSI is disabled 1 Interrupt from TSI is enabled
5 ERIE	Error Interrupt Enable Caused either by a Short or Overrun Error. 0 Interrupt disabled for error. 1 Interrupt enabled for error.
4 ESOR	End-of-Scan or Out-of-Range Interrupt select 0 Out-of-Range interrupt is allowed. 1 End-of-Scan interrupt is allowed.
3 Reserved	This read-only field is reserved and always has the value zero.
2 Reserved	Reserved This field is reserved.
1 STM	Scan Trigger Mode. This bit-field can only be changed if the TSI module is disabled (TSIEN bit = 0). 0 Software trigger scan. 1 Periodical Scan.
0 STPE	TSI STOP Enable while in Low Power Modes (STOP, VLPS, LLS and VLLS{3,2,1}) 0 Disable TSI when MCU goes into low power modes. 1 Allows TSI to continue running in all low power modes.

## 61.6.2 SCAN Control Register (TSIx\_SCANC)

Addresses: TSI0\_SCANC is 4004\_5000h base + 4h offset = 4004\_5004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0				REFCHRG				0				EXTCHRG			
W	█								█							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SMOD								0	0	AMCLKS		AMPSC			
W									█							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### TSIx\_SCANC field descriptions

Field	Description
31–28 Reserved	This read-only field is reserved and always has the value zero.
27–24 REFCHRG	Ref OSC Charge Current select  0000 2 μA charge current. 0001 4 μA charge current. 0010 6 μA charge current. 0011 8 μA charge current. 0100 10 μA charge current. 0101 12 μA charge current. 0110 14 μA charge current. 0111 16 μA charge current. 1000 18 μA charge current. 1001 20 μA charge current. 1010 22 μA charge current. 1011 24 μA charge current. 1100 26 μA charge current. 1101 28 μA charge current. 1110 30 μA charge current. 1111 32 μA charge current.
23–20 Reserved	This read-only field is reserved and always has the value zero.
19–16 EXTCHRG	External OSC Charge Current select  0000 2 μA charge current. 0001 4 μA charge current. 0010 6 μA charge current. 0011 8 μA charge current. 0100 10 μA charge current. 0101 12 μA charge current.

Table continues on the next page...

## TSIx\_SCANC field descriptions (continued)

Field	Description
	0110 14 $\mu$ A charge current. 0111 16 $\mu$ A charge current. 1000 18 $\mu$ A charge current. 1001 20 $\mu$ A charge current. 1010 22 $\mu$ A charge current. 1011 24 $\mu$ A charge current. 1100 26 $\mu$ A charge current. 1101 28 $\mu$ A charge current. 1110 30 $\mu$ A charge current. 1111 32 $\mu$ A charge current.
15–8 SMOD	Scan Module  00000000 Continue Scan. Others Scan Period Modulus.
7–6 Reserved	This read-only field is reserved and always has the value zero.
5 Reserved	This read-only field is reserved and always has the value zero.
4–3 AMCLKS	Active Mode Clock Source  00 LPOSCCLK 01 MCGIRCLK. 10 OSC0ERCLK. 11 Not valid.
2–0 AMPSC	Active Mode Prescaler  000 Input Clock Source divided by 1. 001 Input Clock Source divided by 2. 010 Input Clock Source divided by 4. 011 Input Clock Source divided by 8. 100 Input Clock Source divided by 16. 101 Input Clock Source divided by 32. 110 Input Clock Source divided by 64. 111 Input Clock Source divided by 128.

## 61.6.3 Pin Enable Register (TSIx\_PEN)

Do not change the settings when TSIEN is 1.

Addresses: TSI0\_PEN is 4004\_5000h base + 8h offset = 4004\_5008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
R	0												LPSP				PEN15	PEN14	PEN13	PEN12	PEN11	PEN10	PEN9	PEN8	PEN7	PEN6	PEN5	PEN4	PEN3	PEN2	PEN1	PEN0		
W	0												0				PEN15	PEN14	PEN13	PEN12	PEN11	PEN10	PEN9	PEN8	PEN7	PEN6	PEN5	PEN4	PEN3	PEN2	PEN1	PEN0		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

## TSIx\_PEN field descriptions

Field	Description
31–20 Reserved	This read-only field is reserved and always has the value zero.
19–16 LPSP	Low Power Scan Pin  0000 TSI_IN[0] is active in low power mode. 0001 TSI_IN[1] is active in low power mode. 0010 TSI_IN[2] is active in low power mode. 0011 TSI_IN[3] is active in low power mode. 0100 TSI_IN[4] is active in low power mode. 0101 TSI_IN[5] is active in low power mode. 0110 TSI_IN[6] is active in low power mode. 0111 TSI_IN[7] is active in low power mode. 1000 TSI_IN[8] is active in low power mode. 1001 TSI_IN[9] is active in low power mode. 1010 TSI_IN[10] is active in low power mode. 1011 TSI_IN[11] is active in low power mode. 1100 TSI_IN[12] is active in low power mode. 1101 TSI_IN[13] is active in low power mode. 1110 TSI_IN[14] is active in low power mode. 1111 TSI_IN[15] is active in low power mode.
15 PEN15	Touch Sensing Input Pin Enable Register 15  0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
14 PEN14	Touch Sensing Input Pin Enable Register 14  0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
13 PEN13	Touch Sensing Input Pin Enable Register 13  0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
12 PEN12	Touch Sensing Input Pin Enable Register 12  0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
11 PEN11	Touch Sensing Input Pin Enable Register 11  0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
10 PEN10	Touch Sensing Input Pin Enable Register 10  0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
9 PEN9	Touch Sensing Input Pin Enable Register 9


*Table continues on the next page...*

## TSIx\_PEN field descriptions (continued)

Field	Description
	0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
8 PEN8	Touch Sensing Input Pin Enable Register 8 0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
7 PEN7	Touch Sensing Input Pin Enable Register 7 0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
6 PEN6	Touch Sensing Input Pin Enable Register 6 0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
5 PEN5	Touch Sensing Input Pin Enable Register 5 0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
4 PEN4	Touch Sensing Input Pin Enable Register 4 0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
3 PEN3	Touch Sensing Input Pin Enable Register 3 0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
2 PEN2	Touch Sensing Input Pin Enable Register 2 0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
1 PEN1	Touch Sensing Input Pin Enable Register 1 0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.
0 PEN0	Touch Sensing Input Pin Enable Register 0 0 The corresponding pin is not used by TSI. 1 The corresponding pin is used by TSI.

### 61.6.4 Wake-Up Channel Counter Register (TSIx\_WUCNTR)

Addresses: TSI0\_WUCNTR is 4004\_5000h base + Ch offset = 4004\_500Ch



#### TSIx\_WUCNTR field descriptions

Field	Description
31–16 Reserved	This read-only field is reserved and always has the value zero.
15–0 WUCNT	TouchSensing wake-up Channel 16bit counter value

### 61.6.5 Counter Register (TSIx\_CNTR)

Addresses: TSI0\_CNTR1 is 4004\_5000h base + 100h offset = 4004\_5100h

TSI0\_CNTR3 is 4004\_5000h base + 104h offset = 4004\_5104h

TSI0\_CNTR5 is 4004\_5000h base + 108h offset = 4004\_5108h


TSI0\_CNTR7 is 4004\_5000h base + 10Ch offset = 4004\_510Ch

TSI0\_CNTR9 is 4004\_5000h base + 110h offset = 4004\_5110h

TSI0\_CNTR11 is 4004\_5000h base + 114h offset = 4004\_5114h

TSI0\_CNTR13 is 4004\_5000h base + 118h offset = 4004\_5118h

TSI0\_CNTR15 is 4004\_5000h base + 11Ch offset = 4004\_511Ch




#### TSIx\_CNTRn field descriptions

Field	Description
31–16 CTN	TouchSensing Channel n 16-bit counter value
15–0 CTN1	TouchSensing Channel n-1 16-bit counter value

## 61.6.6 Low Power Channel Threshold Register (TSIx\_THRESHOLD)

Addresses: TSI0\_THRESHOLD is 4004\_5000h base + 120h offset = 4004\_5120h



### TSIx\_THRESHOLD field descriptions

Field	Description
31–16 LTHH	Touch Sensing Channel Low Threshold value
15–0 HTHH	Touch Sensing Channel High Threshold value

## 61.7 Functional descriptions

This section provides functional description of the TSI module.

### 61.7.1 Capacitance measurement

The electrode pin capacitance measurement uses a dual oscillator approach. The TSI electrode oscillator has its frequency dependable of the external electrode capacitance and of the TSI module configuration. After going to a configurable prescaler, the TSI electrode oscillator signal goes to the input of the module counter. The time for the module counter to reach its module value is measured using the TSI reference oscillator. The measured electrode capacitance is directly proportional to the time.





Figure 61-32. Dual Electrode Capacitance Measurement


### 61.7.1.1 TSI electrode oscillator

The TSI electrode oscillator circuit is illustrated in the following figure. A configurable constant current source is used to charge and discharge the external electrode capacitance. A buffer hysteresis defines the oscillator delta voltage. The delta voltage defines the margin of high and low voltage which are the reference input of the comparator in different time.



**Figure 61-33. TSI electrode oscillator circuit**

The current source applied to the pad capacitance is controlled by the SCANC[EXTCHRG]. The hysteresis delta voltage is defined in the module electrical specifications present in the device DataSheet. The figure below shows the voltage amplitude waveform of the electrode capacitance charging and discharging with a programmable current.



**Figure 61-34. TSI electrode oscillator chart**

The oscillator frequency is given by the following equation

$$F_{elec} = \frac{I}{2 * C_{elec} * \Delta V}$$

**Figure 61-35. Equation 1: TSI electrode oscillator frequency**

Where:

I: constant current

$C_{elec}$ : electrode capacitance

$\Delta V$ : Hysteresis delta voltage

So by this equation, for example, an electrode with  $C_{elec} = 20$  pF, with a current source of  $I = 16$   $\mu A$  and  $\Delta V = 600$  mV have the following oscillation frequency:

$$F_{elec} = \frac{16 \mu A}{2 * 20 pF * 600 mV} = 0.67 MHz$$

**Figure 61-36. Equation 2: TSI electrode oscillator frequency**

The current source is used to accommodate the TSI electrode oscillator frequency with different electrode capacitance sizes.

### 61.7.1.2 Electrode oscillator and counter module control

The TSI oscillator frequency signal goes through a prescaler defined by the GENCS[PS] and then enters in a module counter. The bit field GENCS[NSCN] defines the maximum count value of the module counter.

The pin capacitance sampling time is given by the time the module counter takes to go from zero to its maximum value, defined by NSCN. The electrode sample time is expressed by the following equation:

$$T_{cap\_samp} = \frac{PS * NSCN}{F_{elec}}$$

Using Equation 1.

$$T_{cap\_samp} = \frac{2 * PS * NSCN * C_{elec} * \Delta V}{I}$$

**Figure 61-37. Equation 3: Electrode sampling time**

Where:

PS: prescaler value

NSCN: module counter maximum value

I: constant current

$C_{elec}$ : electrode capacitance

$\Delta V$ : Hysteresis delta voltage

By this equation we have that an electrode with  $C = 20$  pF, with a current source of  $I = 16$   $\mu A$  and  $\Delta V = 600$  mV,  $PS = 2$  and  $NSCN = 16$  have the following sampling time:

$$T_{cap\_samp} = \frac{2 * 2 * 16 * 20pF * 600mV}{16\mu A} = 48\mu s$$

### 61.7.1.3 TSI reference oscillator

The TSI reference oscillator has the same topology of the TSI electrode oscillator. The TSI reference oscillator instead of using an external capacitor for the electrode oscillator has an internal reference capacitor.

The TSI reference oscillator has an independent programmable current source controlled by the SCANC[REFCHRG].

The reference oscillator frequency is given by the following equation:

$$F_{ref\_osc} = \frac{I_{ref}}{2 * C_{ref} * \Delta V}$$

**Figure 61-38. Equation 4: TSI reference oscillator frequency**

Where:

$C_{ref}$ : Internal reference capacitor

$I_{ref}$ : Reference oscillator current source

$\Delta V$  : Hysteresis delta voltage

Considering  $C_{ref} = 1.0$  pF,  $I_{ref} = 12$   $\mu$ A and  $\Delta V = 600$  mV, follows

$$F_{ref\_osc} = \frac{12\mu A}{2 * 1.0pF * 600mV} = 10.0MHz$$

### 61.7.2 TSI measurement result

The capacitance measurement result is defined by the number of TSI reference oscillator periods during the sample time and is stored in the TSICHnCNT register.

$$TSICHnCNT = T_{cap\_samp} * F_{ref\_osc}$$

Using Equation 2 and Equation 1 follows:

$$TSICHnCNT = \frac{I_{ref} * PS * NSCN}{C_{ref} * I_{elec}} * C_{elec}$$

**Figure 61-39. Equation 5: Capacitance result value**

In the example where  $F_{ref\_osc} = 10.0MHz$  and  $T_{cap\_samp} = 48$   $\mu$ s,  $TSICHnCNT = 480$

### 61.7.3 Electrode scan unit

This section describes the functionality of the electrode scan unit. It is responsible for triggering the start of the active electrode scan.

The touch sense input module needs to periodically scan all active electrodes to determine if a touch event has occurred. The electrode scan unit is responsible for defining two independent scan periods, one for TSI active mode and the other for TSI low power mode. This independent control allows the application to configure longer scan period during low power mode, so contributing to smaller average power consumption. The TSI, in low power mode, has the capability to wake up the CPU upon an electrode capacitance change. When the CPU wakes, the TSI enters active mode, and a shorter scan period can provide a faster response time and more robust touch detection. Apart from the periodical mode, the electrode scan unit also allows software triggering of the electrode scans. This feature is very useful for initialization of the touch application for detecting the initial electrode capacitances. This module generates configurable end-of-scan interrupt to indicate the application that all electrodes were scanned. In the event starting a new electrode scan while a previous one is still in progress an overrun error flag is generated.

#### 61.7.3.1 Active electrodes

The electrode scan unit is responsible to start the capacitance measurement of all active electrodes. Each electrode pin should be activated by writing a 1 to the respective PEN[PEN] bit.

Once an electrode scan is triggered, the electrode scan unit, controls the scanning of all the active electrodes sequentially. It starts the scanning of the electrode pin TSI\_IN[0] and goes sequentially scanning until it reaches the electrode pin TSI\_IN[15]. The electrode pins that does not have its enable bit (PEN[PEN]) are not scanned and are skipped.

Only one electrode pin is functional in the low power mode scan and it's defined by the bit-field PEN[LPSP]. In low power scan mode the configuration of PEN[PEN] bits are ignored.

### 61.7.3.2 Scan trigger

The scan trigger can be set to periodical scan or software trigger. The bit GENCS[STM] determines the TSI scan trigger mode. If STM = 1 the trigger mode is selected as continuous. If STM = 0, the software trigger mode is selected. In periodic mode the scan trigger is generated automatically by the electrode scan unit

### 61.7.3.3 Software trigger mode

The software trigger scan is started by writing 1 to the bit GENCS[SWTS]. A single scan of all active electrodes is performed. The software trigger scan only can be initiated by the GENCS[SWTS] bit if the STM = 0. If STM = 1, any write in the GENCS[SWTS] bit is ignored.

### 61.7.3.4 Periodic scan control

The electrode scan unit operates both in TSI active mode and TSI low power mode. It has a separate scan period control for each one of these modes. It allows the application to controls the trade-off of the scan frequency and the average TSI module power consumption.




Figure 61-40. Periodical Scan Time Chart

#### 61.7.3.4.1 Active mode periodic scan

In active mode periodic scan the scan following clocks can be selected: LPOOSCCLK, MCGIRCLK and OSC0ERCLK. The bit field SCANC[AMCLKS] selects the TSI clock source for the active mode scan. The scan period is determined by the SCANC[SMOD] value. SMOD is the module of the counter that determines the scan period.

The following figure presents the scan sequence performed by the TSI module. Every active electrode is scanned sequentially, starting with the TSI\_IN[0] and ending with the TSI\_IN[15] pin, if they are active.

When the electrode scan unit starts a scan sequence, all the active electrodes will be scanned sequentially with each electrode has the scanned time defined by the GENCS[NSCN]. The counter value is the sum of the total scan times of that electrode.




Figure 61-41. Scan sequence

### 61.7.3.4.2 Low power mode scan

In low power periodic scan the scan period is define by the GENCS[LPSCNITV]. The TSI module is only enabled in low power modes only if the bit GENCS[STPE] is 1.

Only one electrode pin is functional in the low power mode scan and it's defined by the bit-field PEN[LPSP].

### 61.7.3.4.3 End-of-scan interrupt

The electrode scan unit sets the EOSF flag in the GENCS registers once all the active electrode scan finishes. The EOSF Flag generate an end-of-scan interrupt request if it is enabled.. The interrupt is asserted if enabled by GENCS[TSIIE] and GENCS[ESOR] bits.

The GENCS[EOSF] indicates that all active electrode scans are finished and the respective capacitance results are in the TSICHnCNT registers. The GENCS[EOSF] is cleared by writing one to it.

#### 61.7.3.4.4 Over-run interrupt

If an electrode scan is in progress and there is a scan trigger the electrode scan unit generates an over-run error by asserting the GENCS[OVRF]. If the TSI error interrupt is active by setting the GENCS[ERIE] bit an interrupt request is asserted. The OVRF flag is cleared by writing 1 to it.

### 61.7.4 Touch detection unit

The touch detection unit is responsible to detect electrode capacitance changes while in low power mode.

It also detects the occurrence of error with the electrode in the case its capacitance result is 0x0000 or 0xFFFF. The errors can be caused by electrode pin short circuit to  $V_{DD}$  or  $V_{SS}$ . Or by electrode capacitances out of the configuration range of the TSI module.

#### 61.7.4.1 Capacitance change threshold

Each TSI pin has its result register TSICHnCNT. In low power mode only one electrode can be active, at the end of the low power active electrode conversion the touch detection unit compares if the TSICHnCNT result value is inside a configurable range. The comparison range is defined individually in registers, TSICHHTH, the upper threshold value and TSICHLTH, the lower threshold value. If the TSICHnCNT happens to be out of the range defined by TSICHLTH and TSICHHTH the GENCS[OUTRGF] flag is set indicating that a capacitance change occurred in the low power active electrode..

##### 61.7.4.1.1 Out-of-range interrupt

The GENCS[OUTRGF] flag generates a TSI interrupt request if the GENCS[TSIIE] bit is set and GENCS[ESOR] bit is cleared. With this configuration, after the end-of-electrode scan, the TSI interrupt is only requested if there is a capacitance change. If the low power electrode capacitance does not vary, the TSI Interrupt does not interrupt the CPU.

#### 61.7.4.2 Error interrupt

The GENCS[EXTERF] is set in the case the capacitance result registers, TSICHnCNT, of a TSI pin is either 0 or 0xFFFF, the two possible extreme values. The EXTERF flag generates a TSI Error Interrupt request if the GENCS[ERIE] bit is set.

## 61.8 Application information

After enable the TSI module for the first time, it is highly recommended a calibration to all the enabled channels by setting proper high and low threshold value for each active channel. All the channel dedicated counter values can be read from each counter value registers, software suite can then adjust the threshold based on these values.

Follow proper PCB layout guidelines for board design on electrode shapes, sizes, routes, etc. Visit [www.freescale.com/touch](http://www.freescale.com/touch) for application notes and reference designs.

### 61.8.1 TSI module sensitivity

The TSI module sensitivity is defined by the increment cause in the TSICHnCNT result registers caused by a 1 pF delta in the electrode pin capacitance.

It is given by the following equation:

$$TSI_{sensitivity} = \frac{C_{ref} * I}{I_{ref} * PS * NSCN}$$

For the example provided,  $I_{ref} = 2 \mu A$ ,  $PS = 2$ ;  $NSCN = 16$ ,  $C_{ref} = 1.0 \text{ pF}$  and  $I = 2 \mu A$ , the  $TSI_{sensitivity} = 0.03125 \text{ pf/count}$

## 61.9 TSI module initialization

This section provides the recommended initialization sequence for the TSI module.

Prior to enable TSI module by setting TSI\_GENCS[TSIEN] bit, it is required to configure other bits first. The pin enable registers are set to select which channels will be sampled, the dual oscillators configuration bits are set in order to make the scan and conversion more accurate. Also remember not to change the settings while TSI is working in progress. To switch from different scan modes, for instance, it is required to do a software reset to TSI by disabling and then enabling TSI\_GENCS[TSIEN].

### 61.9.1 Initialization Sequence

Freescale TSS library has complete support for TSI, which make the configuration and application much easier. For detailed information on how to work with TSI and TSS together, visit [www.freescale.com/touchsensing](http://www.freescale.com/touchsensing) to get the application notes for details.

# Chapter 62

## JTAG Controller (JTAGC)

### 62.1 Introduction


#### NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The JTAGC block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. Testing is performed via a boundary scan technique, as defined in the IEEE 1149.1-2001 standard. All data input to and output from the JTAGC block is communicated in serial format.

#### 62.1.1 Block diagram

The following is a block diagram of the JTAG Controller (JTAGC) block.



**Figure 62-1. JTAG (IEEE 1149.1) block diagram**

## 62.1.2 Features

The JTAGC block is compliant with the IEEE 1149.1-2001 standard and supports the following features:

- IEEE 1149.1-2001 Test Access Port (TAP) interface
  - 4 pins (TDI, TMS, TCK, and TDO)
- Instruction register that supports several IEEE 1149.1-2001 defined instructions as well as several public and private device-specific instructions. Refer to [Table 62-3](#) for a list of supported instructions.
- Data registers, bypass register, boundary scan register, and device identification register.
- TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry.

## 62.1.3 Modes of operation

The JTAGC block uses a power-on reset indication as its primary reset signals. Several IEEE 1149.1-2001 defined test modes are supported, as well as a bypass mode.

### 62.1.3.1 Reset

The JTAGC block is placed in reset when either power-on reset is asserted, or the TMS input is held high for enough consecutive rising edges of TCK to sequence the TAP controller state machine into the Test-Logic-Reset state. Holding TMS high for five consecutive rising edges of TCK guarantees entry into the Test-Logic-Reset state regardless of the current TAP controller state. Asserting power-on reset results in asynchronous entry into the reset state. While in reset, the following actions occur:

- The TAP controller is forced into the Test-Logic-Reset state, thereby disabling the test logic and allowing normal operation of the on-chip system logic to continue unhindered
- The instruction register is loaded with the IDCODE instruction

### 62.1.3.2 IEEE 1149.1-2001 defined test modes

The JTAGC block supports several IEEE 1149.1-2001 defined test modes. A test mode is selected by loading the appropriate instruction into the instruction register while the JTAGC is enabled. Supported test instructions include EXTEST, HIGHZ, CLAMP, SAMPLE and SAMPLE/PRELOAD. Each instruction defines the set of data register(s) that may operate and interact with the on-chip system logic while the instruction is current. Only one test data register path is enabled to shift data between TDI and TDO for each instruction.

The boundary scan register is enabled for serial access between TDI and TDO when the EXTEST, SAMPLE or SAMPLE/PRELOAD instructions are active. The single-bit bypass register shift stage is enabled for serial access between TDI and TDO when the BYPASS, HIGHZ, CLAMP or reserved instructions are active. The functionality of each test mode is explained in more detail in [JTAGC block instructions](#).

### 62.1.3.3 Bypass mode

When no test operation is required, the BYPASS instruction can be loaded to place the JTAGC block into bypass mode. While in bypass mode, the single-bit bypass shift register is used to provide a minimum-length serial path to shift data between TDI and TDO.

## 62.2 External signal description

The JTAGC consists of a set of signals that connect to off chip development tools and allow access to test support functions. The JTAGC signals are outlined in the following table and described in the following sections.

**Table 62-1. JTAG signal properties**

Name	I/O	Function	Reset State	Pull
TCK	Input	Test Clock	—	Down
TDI	Input	Test Data In	—	Up
TDO	Output	Test Data Out	High Z <sup>1</sup>	—
TMS	Input	Test Mode Select	—	Up

1. TDO output buffer enable is negated when the JTAGC is not in the Shift-IR or Shift-DR states. A weak pull may be implemented at the TDO pad for use when JTAGC is inactive.

### 62.2.1 TCK—Test clock input

Test Clock Input (TCK) is an input pin used to synchronize the test logic and control register access through the TAP.

### 62.2.2 TDI—Test data input

Test Data Input (TDI) is an input pin that receives serial test instructions and data. TDI is sampled on the rising edge of TCK.

### 62.2.3 TDO—Test data output

Test Data Output (TDO) is an output pin that transmits serial output for test instructions and data. TDO is three-stateable and is actively driven only in the Shift-IR and Shift-DR states of the TAP controller state machine, which is described in [TAP controller state machine](#).

### 62.2.4 TMS—Test mode select

Test Mode Select (TMS) is an input pin used to sequence the IEEE 1149.1-2001 test control state machine. TMS is sampled on the rising edge of TCK.

## 62.3 Register description

This section provides a detailed description of the JTAGC block registers accessible through the TAP interface, including data registers and the instruction register. Individual bit-level descriptions and reset states of each register are included. These registers are not memory-mapped and can only be accessed through the TAP.

### 62.3.1 Instruction register

The JTAGC block uses a 4-bit instruction register as shown in the following figure. The instruction register allows instructions to be loaded into the block to select the test to be performed or the test data register to be accessed or both. Instructions are shifted in through TDI while the TAP controller is in the Shift-IR state, and latched on the falling edge of TCK in the Update-IR state. The latched instruction value can only be changed in the Update-IR and Test-Logic-Reset TAP controller states. Synchronous entry into the Test-Logic-Reset state results in the IDCODE instruction being loaded on the falling edge of TCK. Asynchronous entry into the Test-Logic-Reset state results in asynchronous loading of the IDCODE instruction. During the Capture-IR TAP controller state, the instruction shift register is loaded with the value 0001b, making this value the register's read value when the TAP controller is sequenced into the Shift-IR state.

	3	2	1	0
R	0	0	0	1
W	Instruction Code			
Reset:	0	0	0	1


**Figure 62-2. Instruction register**

### 62.3.2 Bypass register

The bypass register is a single-bit shift register path selected for serial data transfer between TDI and TDO when the BYPASS, CLAMP, HIGHZ or reserve instructions are active. After entry into the Capture-DR state, the single-bit shift register is set to a logic 0. Therefore, the first bit shifted out after selecting the bypass register is always a logic 0.

### 62.3.3 Device identification register

The device identification (JTAG ID) register, shown in the following figure, allows the revision number, part number, manufacturer, and design center responsible for the design of the part to be determined through the TAP. The device identification register is selected for serial data transfer between TDI and TDO when the IDCODE instruction is active. Entry into the Capture-DR state while the device identification register is selected loads the IDCODE into the shift register to be shifted out on TDO in the Shift-DR state. No action occurs in the Update-DR state.



The following table describes the device identification register functions.

**Table 62-2. Device identification register field descriptions**

Field	Description
PRN	Part Revision Number. Contains the revision number of the part. Value is 0x0.
DC	Design Center. Indicates the design center. Value is 0x2C.
PIN	Part Identification Number. Contains the part number of the device. Value is TBD.
MIC	Manufacturer Identity Code. Contains the reduced Joint Electron Device Engineering Council (JEDEC) ID. Value is 0x00E .
IDCODE ID	IDCODE Register ID. Identifies this register as the device identification register and not the bypass register. Always set to 1.

### 62.3.4 Boundary scan register

The boundary scan register is connected between TDI and TDO when the EXTEST, SAMPLE or SAMPLE/PRELOAD instructions are active. It is used to capture input pin data, force fixed values on output pins, and select a logic value and direction for bidirectional pins. Each bit of the boundary scan register represents a separate boundary

scan register cell, as described in the IEEE 1149.1-2001 standard and discussed in [Boundary scan](#). The size of the boundary scan register and bit ordering is device-dependent and can be found in the device BSDL file.

## 62.4 Functional description

This section explains the JTAGC functional description.

### 62.4.1 JTAGC reset configuration

While in reset, the TAP controller is forced into the Test-Logic-Reset state, thus disabling the test logic and allowing normal operation of the on-chip system logic. In addition, the instruction register is loaded with the IDCODE instruction.

### 62.4.2 IEEE 1149.1-2001 (JTAG) Test Access Port

The JTAGC block uses the IEEE 1149.1-2001 TAP for accessing registers. This port can be shared with other TAP controllers on the MCU. Ownership of the port is determined by the value of the currently loaded instruction.


Data is shifted between TDI and TDO through the selected register starting with the least significant bit, as illustrated in the following figure. This applies for the instruction register, test data registers, and the bypass register.



Figure 62-3. Shifting data through a register

### 62.4.3 TAP controller state machine

The TAP controller is a synchronous state machine that interprets the sequence of logical values on the TMS pin. The following figure shows the machine's states. The value shown next to each state is the value of the TMS signal sampled on the rising edge of the TCK signal. As the following figure shows, holding TMS at logic 1 while clocking TCK through a sufficient number of rising edges also causes the state machine to enter the Test-Logic-Reset state.



The value shown adjacent to each state transition in this figure represents the value of TMS at the time of a rising edge of TCK.

**Figure 62-4. IEEE 1149.1-2001 TAP controller finite state machine**

### 62.4.3.1 Enabling the TAP controller

The JTAGC TAP controller is enabled by setting the JTAGC enable to a logic 1 value.

### 62.4.3.2 Selecting an IEEE 1149.1-2001 register

Access to the JTAGC data registers is achieved by loading the instruction register with any of the JTAGC block instructions while the JTAGC is enabled. Instructions are shifted in via the Select-IR-Scan path and loaded in the Update-IR state. At this point, all data register access is performed via the Select-DR-Scan path.

The Select-DR-Scan path is used to read or write the register data by shifting in the data (LSB first) during the Shift-DR state. When reading a register, the register value is loaded into the IEEE 1149.1-2001 shifter during the Capture-DR state. When writing a register, the value is loaded from the IEEE 1149.1-2001 shifter to the register during the Update-DR state. When reading a register, there is no requirement to shift out the entire register contents. Shifting may be terminated once the required number of bits have been acquired.

### 62.4.4 JTAGC block instructions

The JTAGC block implements the IEEE 1149.1-2001 defined instructions listed in the following table. This section gives an overview of each instruction; refer to the IEEE 1149.1-2001 standard for more details. All undefined opcodes are reserved.

**Table 62-3. 4-bit JTAG instructions**

Instruction	Code[3:0]	Instruction Summary
IDCODE	0000	Selects device identification register for shift
EZPORT	0001	Enables the EZPORT function for the SoC
SAMPLE/PRELOAD	0010	Selects boundary scan register for shifting, sampling, and preloading without disturbing functional operation
SAMPLE	0011	Selects boundary scan register for shifting and sampling without disturbing functional operation
EXTEST	0100	Selects boundary scan register while applying preloaded values to output pins and asserting functional reset
Factory debug reserved	0101	Intended for factory debug only
Factory debug reserved	0110	Intended for factory debug only
Factory debug reserved	0111	Intended for factory debug only
ARM JTAG-DP Reserved	1000	This instruction goes the ARM JTAG-DP controller. See the ARM JTAG-DP documentation for more information.
HIGHZ	1001	Selects bypass register while three-stating all output pins and asserting functional reset
ARM JTAG-DP Reserved	1010	This instruction goes the ARM JTAG-DP controller. See the ARM JTAG-DP documentation for more information.

*Table continues on the next page...*

**Table 62-3. 4-bit JTAG instructions (continued)**

Instruction	Code[3:0]	Instruction Summary
ARM JTAG-DP Reserved	1011	This instruction goes the ARM JTAG-DP controller. See the ARM JTAG-DP documentation for more information.
CLAMP	1100	Selects bypass register while applying preloaded values to output pins and asserting functional reset
ARM JTAG-DP Reserved	1110	This instruction goes the ARM JTAG-DP controller. See the ARM JTAG-DP documentation for more information.
BYPASS	1111	Selects bypass register for data operations

#### 62.4.4.1 IDCODE instruction

IDCODE selects the 32-bit device identification register as the shift path between TDI and TDO. This instruction allows interrogation of the MCU to determine its version number and other part identification data. IDCODE is the instruction placed into the instruction register when the JTAGC block is reset.

#### 62.4.4.2 EZPORT instruction

The EZPORT instruction allows for the EZPORT module to program the on-chip flash from a simple 4-pin interface. The JTAGC forces the core into a reset state and forces the EZPORT mode select/chip select low. In this mode, the flash can be programmed through the JTAG test port pins, which are connected to the EZPORT module.

#### 62.4.4.3 SAMPLE/PRELOAD instruction

The SAMPLE/PRELOAD instruction has two functions:

- The SAMPLE portion of the instruction obtains a sample of the system data and control signals present at the MCU input pins and just before the boundary scan register cells at the output pins. This sampling occurs on the rising edge of TCK in the Capture-DR state when the SAMPLE/PRELOAD instruction is active. The sampled data is viewed by shifting it through the boundary scan register to the TDO output during the Shift-DR state. Both the data capture and the shift operation are transparent to system operation.
- The PRELOAD portion of the instruction initializes the boundary scan register cells before selecting the EXTEST or CLAMP instructions to perform boundary scan tests. This is achieved by shifting in initialization data to the boundary scan register during the Shift-DR state. The initialization data is transferred to the parallel outputs

of the boundary scan register cells on the falling edge of TCK in the Update-DR state. The data is applied to the external output pins by the EXTEST or CLAMP instruction. System operation is not affected.

#### **62.4.4.4 SAMPLE instruction**

The SAMPLE instruction obtains a sample of the system data and control signals present at the MCU input pins and just before the boundary scan register cells at the output pins. This sampling occurs on the rising edge of TCK in the Capture-DR state when the SAMPLE instruction is active. The sampled data is viewed by shifting it through the boundary scan register to the TDO output during the Shift-DR state. There is no defined action in the Update-DR state. Both the data capture and the shift operation are transparent to system operation.

#### **62.4.4.5 EXTEST External test instruction**

EXTEST selects the boundary scan register as the shift path between TDI and TDO. It allows testing of off-chip circuitry and board-level interconnections by driving preloaded data contained in the boundary scan register onto the system output pins. Typically, the preloaded data is loaded into the boundary scan register using the SAMPLE/PRELOAD instruction before the selection of EXTEST. EXTEST asserts the internal system reset for the MCU to force a predictable internal state while performing external boundary scan operations.

#### **62.4.4.6 HIGHZ instruction**

HIGHZ selects the bypass register as the shift path between TDI and TDO. While HIGHZ is active all output drivers are placed in an inactive drive state (e.g., high impedance). HIGHZ also asserts the internal system reset for the MCU to force a predictable internal state.

#### **62.4.4.7 CLAMP instruction**

CLAMP allows the state of signals driven from MCU pins to be determined from the boundary scan register while the bypass register is selected as the serial path between TDI and TDO. CLAMP enhances test efficiency by reducing the overall shift path to a

single bit (the bypass register) while conducting an EXTEST type of instruction through the boundary scan register. CLAMP also asserts the internal system reset for the MCU to force a predictable internal state.

#### **62.4.4.8 BYPASS instruction**

BYPASS selects the bypass register, creating a single-bit shift register path between TDI and TDO. BYPASS enhances test efficiency by reducing the overall shift path when no test operation of the MCU is required. This allows more rapid movement of test data to and from other components on a board that are required to perform test functions. While the BYPASS instruction is active the system logic operates normally.

#### **62.4.5 Boundary scan**

The boundary scan technique allows signals at component boundaries to be controlled and observed through the shift-register stage associated with each pad. Each stage is part of a larger boundary scan register cell, and cells for each pad are interconnected serially to form a shift-register chain around the border of the design. The boundary scan register consists of this shift-register chain, and is connected between TDI and TDO when the EXTEST, SAMPLE, or SAMPLE/PRELOAD instructions are loaded. The shift-register chain contains a serial input and serial output, as well as clock and control signals.

### **62.5 Initialization/Application information**

The test logic is a static logic design, and TCK can be stopped in either a high or low state without loss of data. However, the system clock is not synchronized to TCK internally. Any mixed operation using both the test logic and the system functional logic requires external synchronization.

To initialize the JTAGC block and enable access to registers, the following sequence is required:

1. Place the JTAGC in reset through TAP controller state machine transitions controlled by TMS
2. Load the appropriate instruction for the test or action to be performed

# Appendix A

## Release Notes for Revision 2

### A.1 General changes throughout document

- No substantial content changes

### A.2 About This Document chapter changes

- No substantial content changes

### A.3 Introduction chapter changes

- Updated 'Kinetis MCU portfolio' diagram for K6x family.
- In 'Communication interfaces' section, updated USB OTG (low-/full-/high-speed) description.

### A.4 Chip Configuration chapter changes

- In Crossbar Switch Integration, added S6 and S7 slave ports going to DRAM controller.
  - Corrected reset value of AXBS\_PRSn register.
  - In Cache regions, updated FlexNVM address range.
  - Changed OSCERCLK to OSC0ERCLK.
  - In I2S Configuration, updated MCLK input clock selection encodings.
  - Updated 'LLWU inputs' table.
  - Updated 'DMA request sources - MUX 0' table for source numbers 36-39, 54-57.
  - Updated ADC0 and ADC1 Channel Assignments tables for channel AD20.
  - Clarified 'PDB Module Interconnections' section.
  - In 'UART interrupts' section, updated LON and ISO7816 interrupt sources.
  - Clarified 'I2S/SAI clock generation' section.
  - Added note to 'VREF Overview' section.
  - Added notes to USB controller and USB voltage regulator configurations.
- Clarified the "Wake-up Sources" section within the "Low-Leakage Wake-up Unit (LLWU) Configuration" section. Renamed the "LLWU inputs" table to "Wakeup sources for LLWU inputs", removed the multiplexed signals and provided the pin name only. Added a reference to the signal multiplexing table for the individual signal options.

## Memory Map chapter changes

- |  |
|--|
| <ul style="list-style-type: none"><li>• In ADCx Channel Assignment, updated AD27 and AD29 input signal description.</li><li>• Clarified ADC and PGA Reference Options section.</li><li>• In LPTMR pulse counter input options section, clarified LPTMR_CSR[TPS]=11 chip input.</li><li>• Added notes to VREF Overview and DAC External Trigger Input Connections sections.</li></ul> |
| <ul style="list-style-type: none"><li>• Updated ADC and PGA Reference Options section.</li></ul>   |
| <ul style="list-style-type: none"><li>• Updated Local memory controller region assignment section.</li></ul>   |

## A.5 Memory Map chapter changes

- |   |
|---|
| <ul style="list-style-type: none"><li>• Added Alternate non-volatile IRC user trim description topic.</li></ul>   |
| <ul style="list-style-type: none"><li>• In System Memory Map table, added Slave Port column.</li><li>• Added note to 'FlexBus aliased areas' section.</li><li>• Updated 'Peripheral bridge 0 slot assignments table' for slots 48 and 'Peripheral bridge 1 slot assignments table' for slot 47.</li><li>• Added 'Alternate Non-Volatile IRC User Trim Description' topic.</li></ul> |
| <ul style="list-style-type: none"><li>• Updated system memory map, slave port, column.</li></ul>  |

## A.6 Clock Distribution chapter changes

- |   |
|---|
| <ul style="list-style-type: none"><li>• Updated Clock Diagram for standard XTAL, EXTAL, and MCG clock names.</li><li>• In Clock Definition table, added MCGPLL0CLKL, MCGPLL1CLK, and MCGDDRCLK.</li><li>• In Device Clock Summary table, updated bus clock, external reference clock, USB FS clock, and TRACE clock.</li><li>• In Internal Clocking Requirements, updated bus clock.</li><li>• In Module Clocks table, updated MCG.</li><li>• Changed OSCERCLK to OSC0ERCLK as required.</li><li>• Updated Debug Trace, USB FS, USB HS, TSI, and NFC clock diagrams.</li><li>• Clarified DDR Controller Clocking section.</li></ul> |
| <ul style="list-style-type: none"><li>• Added note to Debug trace clock section.</li><li>• In Clock Summary table, added RTC_CLKOUT clock.</li></ul>  |
| <ul style="list-style-type: none"><li>• Updated Debug trace clock diagram.</li></ul>  |
| <ul style="list-style-type: none"><li>• Updated the "Internal clocking requirements" section.</li><li>• For the "USB FS OTG Controller clocking" section, added this note: "The MCGFLLCLK does not meet the USB jitter specifications for certification."</li></ul>   |
| <ul style="list-style-type: none"><li>• Clarified OSC clock names in Clock definitions section.</li><li>• Updated USB HS controller clock generation section.</li></ul>   |

## A.7 Reset and Boot chapter changes

- |   |
|---|
| <ul style="list-style-type: none"><li>• In System resets section, updated associated input pins for JTAG.</li></ul>                                     |
| <ul style="list-style-type: none"><li>• For the section "Reset pin filter", added more information about the separate LPO filter in the LLWU.</li></ul> |

## A.8 Power Management chapter changes

- In 'Module Operation in Low Power Modes' section, changed LPT to LPTMR.
- In 'Entering and exiting power modes' section, updated wake-up flow from VLLSx.

## A.9 Security chapter changes

- No substantial content changes

## A.10 Debug chapter changes

- Updated the section "Debug Resets".
- For the section "Debug in Low Power Modes", removed "and trace" from "If the debug signal is active and the system attempts to enter stop or VLPS, FCLK continues to run to support core register access and trace."

## A.11 Signal Multiplexing and Signal Descriptions chapter changes

- Updated pinout diagrams and tables
- In 'Port control and interrupt module features' section, updated digital filter clock cycles from 1 to 32.
- Updated CMPx\_IN signals to 5:0.
- Added UART0\_COL signal.
- In 'System Signal Descriptions' table, modified RESET\_b pin to I/O.
- Updated module signal names from SAI\_RX\_DATA and SAI\_TX\_DATA to SAI\_RX\_DATA[1:0] and SAI\_TX\_DATA[1:0].
- In 'USB HS OTG Signal Descriptions' table, updated ULPI\_CLK signal I/O direction.
- Updated 'Pinout' section.

## A.12 PORT changes

- No substantial content changes

## A.13 SIM changes

- For the SIM\_SOPT1 register, updated the descriptions for the USBSTBY and USBSTBY fields.
- For the SIM\_SOPT6 register, removed the RSTFLTSEL and RSTFLTEN fields. The functions provided by these fields are now located within the RCM.

## RCM changes

- Updated bank 2 registers addresses.
- Updated SOPT1 description, clarified 31-29 bit definitions. Added RAMSIZE. From bit 19, removed, LPTMR and MCG clock sources reference.
- Updated PLL clocks as PLL0 and PLL1.
- In SOPT2, updated USBF\_CLKSEL field definition.
- In SOPT6, bits 31:24 are marked as reserved.
- In SDID, updated 6:0 bit fields to describe FAMID and PINID. Removed DIEID and marked it as reserved. Updated 9:7 bit fields reset value and encoding.
- In SCGC1, added OSC1.
- In SCGC2, changed ENET1 to ENET.
- In SCGC3, added FTM3 and FTM2.
- In SCGC4, changed bits 31:28, 5:4 as non-writable and always read as 1. Changed ANL to CMP.
- In SCGC5, changed bits 18, 8:7, and 1 as non-writable and always read as 1. Removed ATX and marked this bit as reserved.
- In SCGC6, changed USBOTG to USBHS. Changed FTF to FTFE with RW access.
- In FCFG1, changed FSIZE to NVMSIZE and PFSIZE.
- In FCFG2, updated MAXADDRxx bit field definitions. Also updated bits 31 and 23.
- In MCR, added definitions for bits 7:2.
- Updated EXTAL clock to OSC0ERCLK.

## A.14 RCM changes

- For RPFRC[RSTFLTSS], clarified the field description.

## A.15 PMC changes

- No substantial content changes

## A.16 LLWU changes

- No substantial content changes

## A.17 MCM changes

- No substantial content changes

## A.18 Crossbar switch chapter changes

- No substantial content changes

## A.19 MPU changes

- No substantial content changes

## A.20 AIPS-Lite changes

- No substantial content changes

## A.21 DMAMUX changes

- No substantial content changes

## A.22 DMA changes

Under the section "Dynamic programming", removed subsection, "Dynamic channel linking and dynamic scatter/gather", and replaced with new subsections, "Dynamic channel linking" and "Dynamic scatter/gather".

## A.23 EWM changes

- No substantial content changes

## A.24 WDOG changes

Clarification added for no reset due to unlock sequence when ALLOW\_UPDATE is cleared in Section "Unlocking and Updating the Watchdog".

## A.25 MCG changes

- Updated PLLs, OSC clocks, and bit field names to standardize as per 0, 1, 2 ...order. Added initialization examples for 16 MHz external crystal.
- Updated CMEx, VDIVx, PRDIVx, PLLCLKENx bit field descriptions
- Updated MCG block diagrams for MCGFFCLK and MCGDDRCLK2X.
- Updated C1[CLKS] encoding and also updated C10 reset value.

## A.26 OSC changes

- No substantial content changes

## A.27 RTC Oscillator changes

- No substantial content changes

## A.28 LMEM changes

- Updated Cache Features section and changed phrase ".....increase the average speed ....." to ".....decrease the average time.....".

## A.29 FMC changes

- No substantial content changes
- Terminology update: changed "Directory" to "Tag" in the names of tag cache registers.

## A.30 FTFE changes

- In 'EEPROM Data Set Size' section, updated data flash IFR value.

## A.31 EzPort changes

- No substantial content changes

## A.32 NFC changes

- Removed all instances for NAND Flash Boot as it is not supported.

## A.33 FlexBus changes

- No substantial content changes

## A.34 DRAM controller changes

- No substantial content changes

## A.35 CRC changes

No substantial content changes

## A.36 MMCAU changes

- No substantial content changes

## A.37 RNGA chapter changes

- No substantial content changes

## A.38 Drylce changes

- Changed "256 Hz prescaler" to "512 Hz prescaler". (The clock is based on bit 22, not bit 23.) This also means that the widest glitch that can be filtered out is 248ms, not 496ms.
- In the Control Register (CR), changed the name of the THYD (Tamper Hysteresis Disable) field to THYS (Tamper Hysteresis Select) because it selects the hysteresis range; it does not disable hysteresis.
- Corrected the description of the Software Reset bit (CR[SWR]).
- Removed the LR[KSL] bit.

## A.39 ADC changes

- Removed CLPD from generating gain calibration values procedure.
- Updated Pseudo-code example section for CFG1 and SC2 register bits.
- Removed band gap voltages, BGH and BGL.

## A.40 CMP changes

- Updated CMPx\_CR1[PMODE] field description.

## A.41 DAC changes

- Updated DACx\_CO[LPEN] field description.
- Added note for 32/16 bit accesses to DACx\_Cn and DACx\_SR registers.

## A.42 VREF changes

- No substantial content changes

## A.43 PDB changes

Added Debug mode and updated PDBEN encodings.

## A.44 FTM changes

- No substantial content changes

## A.45 PIT changes

- No substantial content changes

## A.46 LPTMR changes

- No substantial content changes

## A.47 CMT changes

- No substantial content changes

## A.48 RTC changes

Updated RTC\_CR[14] bit field access.

Updated Time Alarm section with IER[TAIE].

## A.49 ENET changes

- In MAC Features: replaced "Supports" with "Compliant with the" in AMD magic packet bullet.

## A.50 USB changes

- No substantial content changes

## A.51 USBDCD changes

- No substantial content changes

## A.52 USB VREG changes

- No substantial content changes

## A.53 USB high speed OTG controller changes

Updated these registers:

- Identification Register (USBHS\_ID)
- General Hardware Parameters Register (USBHS\_HWGENERAL)
- Host Hardware Parameters Register (USBHS\_HWHOST)
- Transmit Buffer Hardware Parameters Register (USBHS\_HWTXBUF)
- Receive Buffer Hardware Parameters Register (USBHS\_HWRXBUF)
- System Bus Interface Configuration Register (USBHS\_USB\_SBUSCFG): new
- Host Controller Interface Version Register (USBHS\_HCIVERSION)
- Capability Registers Length Register (USBHS\_CAPLENGTH): moved-- The CAPLENGTH field is now included within the USBHS\_HCIVERSION register.
- Host Controller Structural Parameters Register (USBHS\_HCSPARAMS)
- USB Status Register (USBHS\_USBSTS)
- USB Interrupt Enable Register (USBHS\_USBINTR)
- Device Address Register (USBHS\_DEVICEADDR)
- Host TT Asynchronous Buffer Control (USBHS\_TTCTRL)
- Master Interface Data Burst Size Register (USBHS\_BURSTSIZE)
- Endpoint NAK Register (USBHS\_ENDPTNAK) new
- Endpoint NAK Enable Register (USBHS\_ENDPTNAKEN) new
- Port Status and Control Registers (USBHS\_PORTSC1)
- On-the-Go Status and Control Register (USBHS\_OTGSC)
- USB Mode Register (USBHS\_USBMODE)
- Endpoint Setup Status Register (USBHS\_EPSETUPSR)

## FlexCAN changes

- Changed USBHS\_USBCMD[ITC] access from read-only to read-write.
- Changed USBHS\_TXFILLTUNING[TXSCHOH] from an 8-bit to a 7-bit field.

## A.54 FlexCAN changes

- No substantial content changes

## A.55 DSPI chapter changes

- In 'Transmit FIFO Fill Interrupt or DMA Request' section, added note on using TFFF flag.
- Added links to corresponding functional description in the Delay fields in CTAR register.
- Renamed DSICR to DSICR0.
- Updated EOQ interrupt request description.
- Added SPITCF and DSITCF interrupt request descriptions and updated corresponding bit fields in SR register.
- Updated DIS\_TXF and DIS\_RXF bit field descriptions in MCR register.
- Updated 'Sample MSC downstream transmission using ITSB mode' diagram.

## A.56 I2C changes

- In the "Address Matching Wakeup" section, expanded the note to clarify the feature's purpose.

## A.57 UART changes

- Changed TWFIPO[TXWATER] in RDRF register to RWFIFO[RXWATER].
- Updated S2[MSBF], S2[RXINV], C3[TXINV] and C7816[INIT] register bit field descriptions to mention that Initial Character Detect feature can only be used in TTYPE = 0 mode.
- Updated Initial Characters Section in 7816 Functional Description.
- Updated Protocol T=0 Section in 7816 Functional Description.
- Updated IE[ISDIE] register bit field description.

## A.58 SDHC changes

- No substantial content changes

## A.59 I2S/SAI changes

- Clarified the descriptions of the TCR2, TCR3, TCR4, TCR5, TDR, TMR, RCR2, RCR3, RCR4, RCR5, RDR, and RMR registers as well as the TCSR[FR], TCR2[BCI], TCR3[TCE], RCSR[FR], RCR2[BCI], and RCR3[RCE] bits.
- Corrected the bit-setting descriptions for the TCSR[FWIE], RCSR[FWIE], and RCSR[FEF] bits.



## A.60 GPIO changes

- No substantial content changes

## A.61 TSI changes

- No substantial content changes

## A.62 JTAG Controller changes

- No substantial content changes



## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### Web Support:

<http://www.freescale.com/support>

### USA/Europe or Locations Not Listed:

Freescale Semiconductor  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2011 Freescale Semiconductor, Inc.

