## ST10

## FAMILY PROGRAMMING MANUAL

Release 1


Ref: ST10FPM
$\longrightarrow$

TABLE OF CONTENTS ..... Page
1 INTRODUCTION ..... 3
2 STANDARD INSTRUCTION SET ..... 4
2.1 ADDRESSING MODES ..... 4
2.1.1 Short adressing modes ..... 4
2.1.2 Long addressing mode ..... 5
2.1.3 DPP override mechanism ..... 6
2.1.4 Indirect addressing modes ..... 6
2.1.5 Constants ..... 7
2.1.6 Branch target addressing modes ..... 7
2.2 INSTRUCTION EXECUTION TIMES ..... 8
2.2.1 Definition of measurement units ..... 9
2.2.2 Minimum state times ..... 10
2.2.3 Additional state times ..... 10
2.3 INSTRUCTION SET SUMMARY ..... 13
2.4 INSTRUCTION SET ORDERED BY FUNCTIONAL GROUP ..... 15
2.5 INSTRUCTION SET ORDERED BY OPCODES ..... 26
2.6 INSTRUCTION CONVENTIONS ..... 34
2.6.1 Instruction name ..... 34
2.6.2 Syntax. ..... 34
2.6.3 Operation ..... 34
2.6.4 Data types ..... 35
2.6.5 Description ..... 35
2.6.6 Condition code ..... 35
2.6.7 Flags ..... 36
2.6.8 Addressing modes ..... 37
2.7 ATOMIC AND EXTENDED INSTRUCTIONS ..... 38
2.8 INSTRUCTION DESCRIPTIONS ..... 39
3 MAC INSTRUCTION SET ..... 123
3.1 ADDRESSING MODES ..... 123
3.2 MAC INSTRUCTION EXECUTION TIME ..... 124
3.3 MAC INSTRUCTION SET SUMMARY ..... 124
3.4 MAC INSTRUCTION CONVENTIONS ..... 126
3.4.1 Operands ..... 126
3.4.2 Operations ..... 126
3.4.3 Abbreviations ..... 126
3.4.4 Data addressing Modes ..... 126
3.4.5 Instruction format ..... 127
3.4.6 Flag states ..... 127
3.4.7 Repeated instruction syntax ..... 127
3.4.8 Shift value ..... 127
3.5 MAC INSTRUCTION DESCRIPTIONS ..... 127
4 REVISION HISTORY ..... 170
F/ ..... 1/172

## ST10 FAMILY PROGRAMMING MANUAL

## 1-INTRODUCTION

This programming manual details the instruction set for the ST10 family of products. The manual is arranged in two sections. Section 1 details the standard instruction set and includes all of the basic instructions.

Section 2 details the extension to the instruction set provided by the MAC. The MAC instructions are only available to devices containing the MAC, refer to the datasheet for device-specific information.

In the standard instruction set, addressing modes, instruction execution times, minimum state times and the causes of additional state times are defined. Cross reference tables of instruction mnemonics, hexadecimal opcode, address modes and number of bytes, are provided for the optimization of instruction sequences.
Instruction set tables ordered by functional group, can be used to identify the best instruction for a given application. Instruction set tables ordered by hexadecimal opcode can be used to identify
specific instructions when reading executable code i.e. during the de-bugging phase. Finally, each instruction is described individually on a page of standard format, using the conventions defined in this manual. For ease of use, the instructions are listed alphabetically.
The MAC instruction set is divided into its 5 functional groups: Multiply and MultiplyAccumulate, 32-Bit Arithmetic, Shift, Compare and Transfer Instructions. Two new addressing modes supply the MAC with up to 2 new operands per instruction.
Cross reference tables of MAC instruction mnemonics by address mode, and MAC instruction mnemonic by functional code can be used for quick reference.
As for the standard instruction set, each instruction has been described individually in a standard format according to defined conventions. For convenience, the instructions are described in alphabetical order.

## 2 - STANDARD INSTRUCTION SET

## 2.1-Addressing Modes

### 2.1.1-Short adressing modes

The ST10 family of devices use several powerful addressing modes for access to word, byte and bit data. This section describes short, long and indirect address modes, constants and branch target addressing modes. Short addressing modes use an implicit base offset address to specify the 24-bit physical address. Short addressing modes give access to the GPR, SFR or bit-addressable memory spacePhysicalAddress = BaseAddress + $\Delta x$ ShortAddress.
Note: $\Delta=1$ for byte GPRs, $\Delta=2$ for word GPRs (see Table 1).

## Rw, Rb

Specifies direct access to any GPR in the currently active context (register bank). Both 'Rw' and 'Rb' require four bits in the instruction format. The base address of the current register bank is determined by the content of register CP. 'Rw' specifies a 4-bit word GPR address relative to the base address (CP), while 'Rb' specifies a 4 bit byte GPR address relative to the base address (CP).

## reg

Specifies direct access to any (E)SFR or GPR in the currently active context (register bank). 'reg' requires eight bits in the instruction format. Short 'reg' addresses from 00h to EFh always specify (E)SFRs. In this case, the factor ' $\Delta$ ' equals 2 and the base address is $00^{\prime} F 000 \mathrm{~h}$ for the standard SFR area, or 00'FE00h for the extended ESFR area. 'reg' accesses to the ESFR area require a preceding EXT*R instruction to switch the base address. Depending on the opcode of an instruction, either the total word (for word operations), or
the low byte (for byte operations) of an SFR can be addressed via 'reg'. Note that the high byte of an SFR cannot be accessed by the 'reg' addressing mode. Short 'reg' addresses from FOh to FFh always specify GPRs. In this case, only the lower four bits of 'reg' are significant for physical address generation, therefore it can be regarded as identical to the address generation described for the 'Rb' and 'Rw' addressing modes.

## bitoff

Specifies direct access to any word in the bit-addressable memory space. 'bitoff' requires eight bits in the instruction format. Depending on the specified 'bitoff' range, different base addresses are used to generate physical addresses: Short 'bitoff' addresses from 00h to 7Fh use 00'FD00h as a base address, therefore they specify the 128 highest internal RAM word locations (00'FD00h to 00'FDFEh). Short 'bitoff' addresses from 80h to EFh use 00'FF00h as a base address to specify the highest internal SFR word locations ( 00 'FF00h to 00'FFDEh) or use 00'F100h as a base address to specify the highest internal ESFR word locations (00'F100h to 00'F1DEh). 'bitoff' accesses to the ESFR area require a preceding EXT*R instruction to switch the base address. For short 'bitoff' addresses from FOh to FFh, only the lowest four bits and the contents of the CP register are used to generate the physical address of the selected word GPR.

## bitaddr

Any bit address is specified by a word address within the bit-addressable memory space (see 'bitoff'), and by a bit position ('bitpos') within that word. Thus, 'bitaddr' requires twelve bits in the instruction format.

Table 1 : Short addressing mode summary

| Mnemo | Physical Address |  | Short Address Range |  | Scope of Access |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rw | (CP) | + ${ }^{*} \mathrm{Rw}$ | Rw | = $0 . .15$ | GPRs | (Word) 16 values |
| Rb | (CP) | + 1*Rb | Rb | = $0 . .15$ | GPRs | (Byte) 16 values |
| reg | 00'FE00h 00'F000h (CP) (CP) | $\begin{aligned} & \hline+2^{\star} r e g \\ & +2^{\star} \mathrm{reg} \\ & +2^{\star}\left(\mathrm{reg}^{\wedge} \mathrm{OFh}\right) \\ & +1^{\star}\left(\mathrm{reg}^{\wedge} 0 \mathrm{Fh}\right) \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { reg } \\ \text { reg } \\ \text { reg } \\ \text { reg } \\ \hline \end{array}$ | $\begin{aligned} & =00 \mathrm{~h} . . \text { EFh } \\ & =00 \mathrm{~h} . . \mathrm{EFh} \\ & =\text { FOh...FFh } \\ & =\text { FOh...FFh } \end{aligned}$ | SFRs ESFRs GPRs GPRs | (Word, Low byte) (Word, Low byte) (Word) 16 values (Bytes) 16 values |
| bitoff | 00'FD00h 00'FFOOh (CP) | $+{ }^{*}$ bitoff <br> $+2^{*}$ (bitoff $\wedge$ คFh $)$ <br> $+2^{*}$ (bitoff^0Fh) | bitoff bitoff bitoff | $\begin{aligned} & =00 \mathrm{~h} . .7 \mathrm{Fh} \\ & =80 \mathrm{~h} . . \text { EFh } \\ & =\text { FOh...FFh } \end{aligned}$ | RAM SFR GPR | Bit word offset 128 values Bit word offset 128 values Bit word offset 16 values |
| bitaddr | Word offset as with bitoff Immediate bit position |  | bitoff bitpos | $\begin{aligned} & =00 \mathrm{~h} . . \text { FFh } \\ & =0 \ldots . .15 \end{aligned}$ | Any single bit |  |

### 2.1.2 - Long addressing mode

Long addressing mode uses one of the four DPP registers to specify a physical 18-bit or 24-bit address. Any word or byte data within the entire address space can be accessed in this mode. All devices support an override mechanism for the DPP addressing scheme (see section 2.1.3-DPP override mechanism).
Long addresses (16-bit) are treated in two parts. Bits $13 \ldots 0$ specify a 14 -bit data page offset, and bits $15 \ldots .14$ specify the Data Page Pointer (1 of 4 ). The DPP is used to generate the physical 24-bit address (see Figure 1).

All ST10 devices support an address space of up to 16MByte, so only the lower ten bits of the selected DPP register content are concatenated with the 14-bit data page offset to build the physical address.

Note: Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap. After reset, the DPP registers are initialized so that all long addresses are directly mapped onto the identical physical addresses, within segment 0 .

Figure 1 : Interpretation of a 16-bit long address


The long addressing mode is referred to by the mnemonic "mem".
Table 2 : Summary of long address modes

| Mnemo | Physical Address |  | Long Address Range | Scope of Access |
| :---: | :---: | :---: | :---: | :---: |
| mem | $\begin{aligned} & \text { (DPP0) } \\ & \text { (DPP1) } \\ & \text { (DPP2) } \\ & \text { (DPP3) } \end{aligned}$ | \|| mem^3FFFh | 0000h...3FFFh | Any Word or Byte |
|  |  | \\| mem^3FFFh | 4000h...7FFFh |  |
|  |  | \|| mem^3FFFh | 8000h...BFFFh |  |
|  |  | \|| mem^3FFFh | C000h...FFFFh |  |
| mem | pag | \|| mem^3FFFh | 0000h...FFFFh (14-bit) | Any Word or Byte |
| mem | seg | \\| mem | 0000h...FFFFh (16-bit) | Any Word or Byte |

### 2.1.3 - DPP override mechanism

The DPP override mechanism temporarily bypasses the DPP addressing scheme. The $\operatorname{EXTP}(R)$ and $\operatorname{EXTS}(R)$ instructions override this addressing mechanism. Instruction EXTP(R) replaces the content of the respective DPP register, while instruction EXTS(R) concatenates the complete 16 -bit long address with the specified segment base address. The overriding page or segment may be specified directly as a constant (\#pag, \#seg) or by a word GPR (Rw) (see Figure 2).

### 2.1.4 - Indirect addressing modes

Indirect addressing modes can be considered as a combination of short and long addressing modes. In this mode, long 16-bit addresses are specified indirectly by the contents of a word GPR, which is specified directly by a short 4-bit address ('Rw'=0 to 15). Some indirect addressing modes add a constant value to the GPR contents before the long 16 -bit address is calculated. Other indirect addressing modes allow decrementing or incrementing of the indirect address pointers (GPR content) by 2 or 1 (referring to words or bytes).
In each case, one of the four DPP registers is used to specify the physical 18 -bit or 24-bit addresses. Any word or byte data within the entire memory space can be addressed indirectly. Note that EXTP(R) and EXTS(R) instructions override the DPP mechanism.

Instructions using the lowest four word GPRs (R3...R0) as indirect address pointers are specified by short 2-bit addresses.

Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap.
After reset, the DPP registers are initialized in a way that all indirect long addresses are directly mapped onto the identical physical addresses.
Physical addresses are generated from indirect address pointers by the following algorithm:

1. Calculate the physical address of the word GPR which is used as indirect address pointer, by using the specified short address ('Rw') and the current register bank base address (CP).

GPRAddress $=(C P)+2 \times$ ShortAddress
2. Pre-decremented indirect address pointers ('-Rw') are decremented by a data-type-dependent value ( $\Delta=1$ for byte operations, $\Delta=2$ for word operations), before the long 16-bit address is generated:
(GPRAddress) $=($ GPRAddress $)-\Delta$ [optional step!] 3. Calculate the long 16-bit (Rw + \#data16 if selected) address by adding a constant value (if selected) to the content of the indirect address pointer:

Long Address = (GPR Address) + Constant
4. Calculate the physical 18 -bit or 24 -bit address using the resulting long address and the corresponding DPP register content (see long 'mem' addressing modes).
Physical Address $=(\mathrm{DPPi})+$ Long Address^3FFFh 5. Post-Incremented indirect address pointers ('Rw+') are incremented by a data-type-dependent value ( $\Delta=1$ for byte operations, $\Delta=2$ for word operations):
$($ GPR Address $)=($ GPR Address $)+\Delta$ [optional step!]

Figure 2 : Overriding the DPP mechanism


The following indirect addressing modes are provided:
Table 3 : Table of indirect address modes

| Mnemonic | Notes |
| :--- | :--- |
| $[R w]$ | Most instructions accept any GPR <br> (R15...RO) as indirect address pointer. <br> Some instructions, however, only <br> accept the lower four GPRs (R3...R0). |
| $[\mathrm{Rw}+]$ | The specified indirect address pointer <br> is automatically incremented by 2 or 1 <br> (for word or byte data operations) after <br> the access. |
| $[-\mathrm{Rw}]$ | The specified indirect address pointer <br> is automatically decremented by 2 or 1 <br> (for word or byte data operations) <br> before the access. |
| $\left[R w+\# d a t a_{16}\right]$ | A 16-bit constant and the contents of <br> the indirect address pointer are added <br> before the long 16-bit address is calcu- <br> lated. |

### 2.1.5-Constants

The ST10 Family instruction set supports the use of wordwide or bytewide immediate constants.
For optimum utilization of the available code storage, these constants are represented in the instruction formats by either $3,4,8$ or 16 bits.
Therefore, short constants are always zero-extended, while long constants can be trun-
cated to match the data format required for the operation:
Table 4 : Table of constants

| Mnemonic | Word operation | Byte operation |
| :--- | :--- | :--- |
| \#data $_{3}$ | $0000_{\mathrm{h}}+$ data $_{3}$ | $00_{\mathrm{h}}+$ data $_{3}$ |
| \#data $_{4}$ | $0000_{\mathrm{h}}+$ data $_{4}$ | $00_{\mathrm{h}}+$ data $_{4}$ |
| \#data $_{8}$ | $0000_{\mathrm{h}}+$ data $_{8}$ | data $_{8}$ |
| \#data $_{16}$ | data $_{16}$ | data $_{16} \wedge^{\wedge} \mathrm{FF}_{\mathrm{h}}$ |
| \#mask | $0000_{\mathrm{h}}+$ mask | mask |

Note: Immediate constants are always signified by a leading number sign "\#".

### 2.1.6 - Branch target addressing modes

Jump and Call instructions use different addressing modes to specify the target address and segment.
Relative, absolute and indirect modes can be used to update the Instruction Pointer register (IP), while the Code Segment Pointer register (CSP) can only be updated with an absolute value.

A special mode is provided to address the interrupt and trap jump vector table situated in the lowest portion of code segment 0 .

Table 5 : Branch target address summary

| Mnemonic |  | Target Address | Target Segment | Valid Address Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| caddr | (IP) | = caddr | - | caddr | = 0000h...FFFEh |
| rel | (IP) | $=(\mathrm{IP})+2^{\star} \mathrm{rel}$ | - | rel | = 00h...7Fh |
|  | (IP) | $=(\mathrm{IP})+2^{*}(\sim \mathrm{rel}+1)$ | - | rel | = 80h...FFh |
| [Rw] | (IP) | $=\left((C P)+2^{*} R w\right)$ | - | Rw | = 0... 15 |
| seg | - |  | $(\mathrm{CSP})=$ seg | seg | = 0... 255 |
| $\# \operatorname{trap}_{7}$ | (IP) | $=0000 \mathrm{~h}+4^{*} \operatorname{trap}_{7}$ | $(C S P)=0000 \mathrm{~h}$ | $\operatorname{trap}_{7}$ | $=00 \mathrm{~h} . . .7 \mathrm{Fh}$ |

## caddr

Specifies an absolute 16-bit code address within the current segment. Branches MAY NOT be taken to odd code addresses.
Therefore, the least significant bit of 'caddr' must always contain a '0', otherwise a hardware trap would occur.

## rel

Represents an 8-bit signed word offset address relative to the current Instruction Pointer contents which points to the instruction after the branch instruction.
Depending on the offset address range, either forward ('rel' $=00 \mathrm{~h}$ to 7 Fh ) or backward ('rel' $=80 \mathrm{~h}$ to FFh) branches are possible.
The branch instruction itself is repeatedly executed, when 'rel' $=$ '-1' $\left(\mathrm{FF}_{\mathrm{h}}\right)$ for a word-sized branch instruction, or 'rel' = '-2' (FEh) for a dou-ble-word-sized branch instruction.

## [Rw]

The 16 -bit branch target instruction address is determined indirectly by the content of a word GPR. In contrast to indirect data addresses, indirectly specified code addresses are NOT calculated by additional pointer registers (e.g. DPP registers).
Branches MAY NOT be taken to odd code addresses. Therefore, to prevent a hardware trap, the least significant bit of the address pointer GPR must always contain a '0.

## seg

Specifies an absolute code segment number. All devices support 256 different code segments, so only the eight lower bits of the 'seg' operand value are used for updating the CSP register.

## \#trap ${ }_{7}$

Specifies a particular interrupt or trap number for branching to the corresponding interrupt or trap service routine by a jump vector table.
Trap numbers from 00h to 7Fh can be specified, which allows access to any double word code location within the address range 00'0000h... 00 '01FCh in code segment 0 (i.e. the interrupt jump vector table).

For further information on the relation between trap numbers and interrupt or trap sources, refer to the device user manual section on "Interrupt and Trap Functions".

## 2.2 - Instruction execution times

The instruction execution time depends on where the instruction is fetched from, and where the operands are read from or written to.

The fastest processing mode is to execute a program fetched from the internal ROM. In this case most of the instructions can be processed in just one machine cycle.

All external memory accesses are performed by the on-chip External Bus Controller (EBC) which works in parallel with the CPU.

Instructions from external memory cannot be processed as fast as instructions from the internal ROM, because it is necessary to perform data transfers sequentially via the external interface.

In contrast to internal ROM program execution, the time required to process an external program additionally depends on the length of the instructions and operands, on the selected bus mode, and on the duration of an external memory cycle.

Processing a program from the internal RAM space is not as fast as execution from the internal ROM area, but it is flexible (i.e. for loading temporary programs into the internal RAM via the chip's serial interface, or end-of-line programming via the bootstrap loader).

The following description evaluates the minimum and maximum program execution times. which is sufficient for most requirements. For an exact determination of the instructions' state times, the facilities provided by simulators or emulators should be used.

This section defines measurement units, summarizes the minimum (standard) state times of the 16-bit microcontroller instructions, and describes the exceptions from the standard timing.

### 2.2.1 - Definition of measurement units

The following measurement units are used to define instruction processing times:
[ ${ }_{\mathrm{C}}^{\mathrm{CPU}}$ ]: CPU operating frequency (may vary from 1 MHz to 80 MHz ).
[State]: One state time is specified by one CPU clock period. Therefore, one State is used as the basic time unit, because it represents the shortest period of time which has to be considered for instruction timing evaluations.

$$
\begin{aligned}
1[\text { State }] & =1 / f_{\mathrm{CPU}}[\mathrm{~s}] & & ; \text { for } f_{\mathrm{CPU}}=\text { variable } \\
& =50[\mathrm{~ns}] & & ; \text { for } f_{\mathrm{CPU}}=20 \mathrm{MHz}
\end{aligned}
$$

[ACT]: ALE (Address Latch Enable) Cycle Time specifies the time required to perform one external memory access. One ALE Cycle Time consists of either two (for demultiplexed external bus modes) or three (for multiplexed external bus modes) state times plus a number of state times, which is determined by the number of waitstates programmed in the MCTC (Memory Cycle Time Control) and MTTC (Memory Tristate Time Control) bit fields of the SYSCON/BUSCONx registers.
For demultiplexed external bus modes:

$$
\begin{aligned}
1 * \mathrm{ACT} & =(2+(15-\mathrm{MCTC})+(1-\mathrm{MTTC})) * \text { States } \\
& =100 \mathrm{n} \ldots 900 \mathrm{~ns} ; \text { for } f_{\mathrm{CPU}}=20 \mathrm{MHz}
\end{aligned}
$$

For multiplexed external bus modes:

$$
\begin{aligned}
1 * \mathrm{ACT} & =(3+(15-\mathrm{MCTC})+(1-\mathrm{MTTC})) * \text { States } \\
& =150 \mathrm{~ns} \ldots 950 \mathrm{~ns} ; \text { for } f_{\mathrm{CP}}=20 \mathrm{MHz}
\end{aligned}
$$

$T_{\text {tot }} \quad$ The total time ( $T_{\text {tot }}$ ) taken to process a particular part of a program can be calculated by the sum of the single instruction processing times ( $T_{\mathrm{In}}$ ) of the considered instructions plus an offset value of 6 state times which takes into account the solitary filling of the pipeline:
$T_{\text {tot }} \quad=T_{I 1}+T_{12}+\ldots+T_{I n}+6 *$ States
$\mathrm{T}_{\text {In }} \quad$ The time $\left(T_{\text {In }}\right)$ taken to process a single instruction, consists of a minimum number ( $T_{\text {Imin }}$ ) plus an additional number ( $T_{\text {ladd }}$ ) of instruction state times and/or ALE Cycle Times:
$T_{\text {In }} \quad=T_{\text {Imin }}+T_{\text {ladd }}$

### 2.2.2-Minimum state times

The table below shows the minimum number of state times required to process an instruction fetched from the internal ROM ( $T_{\operatorname{Imin}}(R O M)$ ). This table can also be used to calculate the minimum number of state times for instructions fetched from the internal RAM ( $T_{\text {Imin }}$ (RAM)), or ALE Cycle Times for instructions fetched from the external memory ( $T_{\text {Imin }}($ ext $)$ ).
Most of the 16-bit microcontroller instructions (except some branch, multiplication, division and a special move instructions) require a minimum of two state times. For internal ROM program execution, execution time has no dependence on instruction length, except for some special branch situations.
To evaluate the execution time for the injected target instruction of a cache jump instruction, it can be considered as if it was executed from the internal ROM, regardless of which memory area the rest of the current program is really fetched from.
For some of the branch instructions the table below represents both the standard number of state times (i.e. the corresponding branch is taken) and an additional $T_{\text {Imin }}$ value in parentheses, which refers to the case where, either the branch condition is not met, or a cache jump is taken.
Table 6 : Minimum instruction state times [Unit = ns]

| Instruction | $\boldsymbol{T}_{\text {Imin }}$ <br> (ROM) <br> [States] |  | $\boldsymbol{T}_{\text {Imin (ROM) }}$ <br> (20MHz <br> CPU clk) |  |
| :--- | :--- | :--- | :--- | :--- |
| CALLI, CALLA | 4 | $(2)$ | 200 | $(100)$ |
| CALLS, CALLR, PCALL | 4 |  | 200 |  |
| JB, JBC, JNB, JNBS | 4 | $(2)$ | 200 | $(100)$ |
| JMPS | 4 |  | 200 |  |
| JMPA, JMPI, JMPR | 4 | $(2)$ | 200 | $(100)$ |
| MUL, MULU | 10 | 500 |  |  |
| DIV, DIVL, DIVU, DIVLU | 20 | 1000 |  |  |
| MOV[B] Rn, [Rm + \#data 16$]$ | 4 | 200 |  |  |
| RET, RETI, RETP, RETS | 4 | 200 |  |  |
| TRAP | 4 | 200 |  |  |
| All other instructions | 2 | 100 |  |  |

Instructions executed from the internal RAM require the same minimum time as they would if
they were fetched from the internal ROM, plus an instruction-length dependent number of state times, as follows:

- For 2-byte instructions:
$T_{\operatorname{Imin}}(\mathrm{RAM})=T_{\operatorname{Imin}}(\mathrm{ROM})+4 *$ States
- For 4-byte instructions:
$T_{\operatorname{Imin}}(R A M)=T_{\operatorname{Imin}}(R O M)+6 *$ States
Unlike internal ROM program execution, the minimum time $T_{\text {Imin }}(\mathrm{ext})$ to process an external instruction also depends on instruction length. $T_{\text {Imin }}(\mathrm{ext})$ is either 1 ALE Cycle Time for most of the 2-byte instructions, or 2 ALE Cycle Times for most of the 4-byte instructions.

The following formula represents the minimum execution time of instructions fetched from an external memory via a 16 -bit wide data bus:

- For 2-byte instructions:
$T_{\text {Imin }}(\mathrm{ext})=1 * \mathrm{ACT}+\left(T_{\operatorname{Imin}}(\mathrm{ROM})-2\right) *$ States
- For 4-byte instructions:
$T_{\text {Imin }}($ ext $)=2 * A C T s+\left(T_{\operatorname{Imin}}(R O M)-2\right) *$ States
Note: For instructions fetched from an external memory via an 8 -bit wide data bus, the minimum number of required ALE Cycle Times is twice the number for those of a 16 -bit wide bus.


### 2.2.3-Additional state times

Some operand accesses can extend the execution time of an instruction $T_{\text {In }}$. Since the additional time $T_{\text {ladd }}$ is generally caused by internal instruction pipelining, it may be possible to minimize the effect by rearranging the instruction sequences. Simulators and emulators offer a high level of programmer support for program optimization.

The following operands require additional state times:

Internal ROM operand reads: $T_{\text {ladd }}=2$ * States Both byte and word operand reads always require 2 additional state times.

Internal RAM operand reads via indirect addressing modes: $T_{\text {ladd }}=0$ or $1 *$ State
Reading a GPR or any other directly addressed operand within the internal RAM space does NOT cause additional state time. However, reading an indirectly addressed internal RAM operand will extend the processing time by 1 state time, if the preceding instruction auto-increments or auto-decrements a GPR, as shown in the following example:

```
In : MOV R1, [R0+] ; auto-increment R0
In+1 : MOV [R3], [R2] ; if R2 points into the internal RAM space:
; T}\mp@subsup{T}{\mathrm{ Iadd }}{}=1*\mathrm{ State
```

In this case, the additional time can be avoided by putting another suitable instruction before the instruction $I_{n+1}$ indirectly reading the internal RAM.

Internal SFR operand reads: $T_{\text {ladd }}=0,1 *$ State or 2 * States
SFR read accesses do NOT usually require additional processing time. In some rare cases, however, either one or two additional state times will be caused by particular SFR operations:

- Reading an SFR immediately after an instruction, which writes to the internal SFR space, as shown in the following example:

| $I_{n}$ | $: ~ M O V$ | $T 0, ~ \# 1000 h$ | ; write to Timer 0 |
| :--- | :--- | :--- | :--- |
| $I_{n+1}$ | $: ~ A D D ~ R 3, ~ T 1 ~$ | ; read from Timer $1: T_{\text {Iadd }}=1$ * State |  |

- Reading the PSW register immediately after an instruction which implicitly updates the flags as shown in the following example:

| $I_{n}$ | $:$ ADD | RO, \#1000h | ; implicit modification of PSW flags |
| :--- | :--- | :--- | :--- |
| $I_{n+1}$ | $:$ BAND | $C, Z$ | ; read from PSW: TIadd $=2$ * States |

- Implicitly incrementing or decrementing the SP register immediately after an instruction which explicitly writes to the SP register, as shown in the following example:

```
In : MOV SP, #0FBOOh ; explicit update of the stack pointer
In+1 : SCXT R1, #1000h ; implicit decrement of the stack pointer:
; T
```

In each of these above cases, the extra state times can be avoided by putting other suitable instructions before the instruction $I_{n+1}$ reading the SFR.

External operand reads: $T_{\text {ladd }}=1 * A C T$
Any external operand reading via a 16 -bit wide data bus requires one additional ALE Cycle Time. Reading word operands via an 8 -bit wide data bus takes twice as much time (2 ALE Cycle Times) as the reading of byte operands.

External operand writes: $T_{\text {ladd }}=0 *$ State $\ldots 1 *$ ACT
Writing an external operand via a 16 -bit wide data bus takes one additional ALE Cycle Time. For timing calculation of the external program parts, this extra time must always be considered. The value of $T_{\text {ladd }}$ which must be considered for timing evaluations of internal program parts, may fluctuate between 0 state times and 1 ALE Cycle Time. This is because external writes are normally performed in parallel to other CPU operations. Thus, $T_{\text {ladd }}$ could already have been considered in the standard processing time of another instruction. Writing a word operand via an 8-bit wide data bus requires twice as much time (2 ALE Cycle Times) as the writing of a byte operand.

Jumps into the internal ROM space: $T_{\text {ladd }}=0$ or $2 *$ States
The minimum time of 4 state times for standard jumps into the internal ROM space will be extended by 2 additional state times, if the branch target instruction is a double word instruction at a non-aligned double word location ( $\mathrm{xxx2h}, \mathrm{xxx6h}, \mathrm{xxxAh}, \mathrm{xxxEh}$ ), as shown in the following example:

```
label : ... ; any non-aligned double word instruction
; (e.g. at location 0FFEh)
In+1 : JMPA cc_UC, label
; if a standard branch is taken:
; T}\mathrm{ Iadd = 2 * States (T Tn = 6 * States)
```

A cache jump, which normally requires just 2 state times, will be extended by 2 additional state times, if both the cached jump target instruction and the following instruction are non-aligned double word instructions, as shown in the following example:

```
label : ... ; any non-aligned double word instruction
; (e.g. at location 12FAh)
In+1 : ... ; any non-aligned double word instruction
; (e.g. at location 12FEh)
In+2 : JMPR cc_UC, label ; provided that a cache jump is taken:
; T}\mp@subsup{T}{\mathrm{ Iadd }}{}=2*\mathrm{ States ( }\mp@subsup{\textrm{T}}{\textrm{In}}{}=4*\mathrm{ States }
```

If necessary, these extra state times can be avoided by allocating double word jump target instructions to aligned double word addresses (xxx0h, xxx4h, xxx8h, xxxCh).
Testing Branch Conditions: $T_{\text {ladd }}=0$ or $1 *$ States
NO extra time is usually required for a conditional branch instructions to decide whether a branch condition is met or not. However, an additional state time is required if the preceding instruction writes to the PSW register, as shown in the following example:

```
In : BSET USRO ; implicit modification of PSW flags
In+1 : JMPR cc_Z, label ; test condition flag in PSW: TIadd= 1 * State
```

In this case, the extra state time can be intercepted by putting another suitable instruction before the conditional branch instruction.

## 2.3-Instruction set summary

The following table lists the instruction mnemonic by hex-code with operand.
Table 7 : Instruction mnemonic by hex-code with operand


Table 8 lists the instructions by their mnemonic and identifies the addressing modes that may be used with a specific instruction and the instruction length, depending on the selected addressing mode (in bytes).
Table 8 : Mnemonic vs address mode \& number of bytes

| Mnemonic | Addressing Modes | Bytes | Mnemonic | Addressing Modes | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{ADD}[\mathrm{~B}] \\ & \mathrm{ADDC[B]} \end{aligned}$ | $\begin{aligned} & R w_{n}{ }^{1}, R w_{m}{ }^{1} \\ & R w_{n}{ }^{1},\left[R w_{i}\right] \end{aligned}$ | 2 2 | $\begin{aligned} & \hline \mathrm{CPL}[\mathrm{~B}] \\ & \mathrm{NEG}[\mathrm{~B}] \end{aligned}$ | $R w_{n}{ }^{1}$ | 2 |
| AND[B] | $R w_{n}{ }^{1},\left[R w_{i}+\right]$ | 2 | DIV | $\mathrm{Rw}_{\mathrm{n}}$ | 2 |
| OR[B] | $\mathrm{Rw}_{\mathrm{n}}{ }^{1}$, \#data ${ }_{3}$ | 2 | DIVL |  |  |
| SUB[B] | reg, \#data ${ }_{16}$ | 4 | DIVLU |  |  |
| SUBC[B] | reg, mem | 4 | DIVU |  |  |
| XOR[B] | mem, reg | 4 | MUL MULU | Rwn $\mathrm{R}^{\text {, }} \mathrm{w}_{\mathrm{m}}$ | 2 |
| ASHR | $R w_{n}, \mathrm{Rw}_{\mathrm{m}}$ | 2 | CMPD1/2 | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ | 2 |
| ROL / ROR | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ | 2 | CMPI1/2 | Rw $\mathrm{w}_{\mathrm{n}}$, \#data ${ }_{16}$ | 4 |
| SHL / SHR |  |  |  | $R w_{n}$, mem | 4 |
| BAND | bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$ | 4 | CMP[B] | $R w_{n}, R w_{m}{ }^{1}$ |  |
| BCMP |  |  |  | $R w_{n},\left[R w_{i}\right]^{1}$ | 2 |
| BMOV |  |  |  | $R w_{n},\left[R w_{i}+\right]^{1}$ | 2 |
| BMOVN |  |  |  | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }^{1}$ | 2 |
| BOR / BXOR |  |  |  | reg, \#data ${ }_{16}$ | 4 |
|  |  |  |  | reg, mem | 4 |
| $\begin{aligned} & \hline \mathrm{BCLR} \\ & \mathrm{BSET} \end{aligned}$ | bitaddr $_{\text {Q.q }}$, | 2 | $\begin{aligned} & \hline \text { CALLA } \\ & \text { JMPA } \end{aligned}$ | cc, caddr | 4 |
| $\begin{array}{\|l} \hline \text { BFLDH } \\ \text { BFLDL } \end{array}$ | bitoff $_{\text {Q }}$, \#mask $_{8}$, \#data $_{8}$ | 4 | $\begin{aligned} & \text { CALLI } \\ & \text { JMPI } \end{aligned}$ | cc, $\left[\mathrm{Rw}_{\mathrm{n}}\right]$ | 2 |
| MOV[B] | $R w_{n}{ }^{1}, R w_{m}{ }^{1}$$R w_{n}{ }^{1}, \# d a t a_{4}$$R w_{n}{ }^{1},\left[R w_{m}\right]$$R w_{n}{ }^{1},\left[R w_{m}+\right]$$\left[R w_{m}\right], R w_{n}{ }^{1}$$\left[-R w_{m}\right], R w_{n}{ }^{1}$$\left[R w_{n}\right],\left[R w_{m}\right]$$\left[R w_{n}+\right],\left[R w_{m}\right]$$\left[R w_{n}\right],\left[R w_{m}+\right]$$r e g, \# d a t a_{16}$$R w_{n},\left[R w_{m}+\# d a t a_{16}\right]^{1}$$\left[R w_{m}+\# d a t a_{16}\right], R w_{n}{ }^{1}$$\left[R w_{n}\right], m e m$$m e m,\left[R w_{n}\right]$$r e g, m e m$$m e m, r e g$ | 222 |  | seg, caddr | 4 |
|  |  |  | CALLR | rel | 2 |
|  |  | 2 | JMPR | cc, rel | 2 |
|  |  | 222 |  | bitaddr $_{\text {Q.q }}$, rel | 4 |
|  |  |  | JBC |  |  |
|  |  |  | JNB |  |  |
|  |  | 2 | JNBS |  |  |
|  |  | 2 | PCALL | reg, caddr | 4 |
|  |  | 4 | POP | reg | 2 |
|  |  | 4 | PUSH |  |  |
|  |  | 4 | RETP |  |  |
|  |  | 4 | SCXT | reg, \#data ${ }_{16}$ reg, mem | 44 |
|  |  | 4 |  |  |  |
|  |  | 4 | PRIOR | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ | 2 |
|  |  | 4 |  |  |  |

Table 8 : Mnemonic vs address mode \& number of bytes (continued)


Note 1. Byte oriented instructions (suffix ' $B$ ') use Rb instead of Rw (not with [Rw $\left.w_{i}\right]$ !).

## 2.4 - Instruction set ordered by functional group

The minimum number of state times required for instruction execution are given for the following configurations: internal ROM, internal RAM, external memory with a 16-bit demultiplexed and multiplexed bus or an 8-bit demultiplexed and multiplexed bus. These state time figures do not take into account possible wait states on external busses or possible additional state times induced by operand fetches. The following notes apply to this summary:

## Data addressing modes

Rw: Word GPR (R0, R1, .., R15).
Rb: Byte GPR (RL0, RH0, ..., RL7, RH7).
reg: $\quad$ SFR or GPR (in case of a byte operation on an SFR, only the low byte can be accessed via 'reg').
mem: Direct word or byte memory location.
[...]: Indirect word or byte memory location. (Any word GPR can be used as indirect address pointer, except for the arithmetic, logical and compare instructions, where only R0 to R3 are allowed).
bitaddr: Direct bit in the bit-addressable memory area.
bitoff: Direct word in the bit-addressable memory area.
\#data ${ }_{x}$ : Immediate constant (the number of significant bits that can be user-specified is given by the appendix " $x$ ").
\#mask ${ }_{8}$ :Immediate 8 -bit mask used for bit-field modifications.

## Multiply and divide operations

The MDL and MDH registers are implicit source and/or destination operands of the multiply and divide instructions.

## Branch target addressing modes

caddr: Direct 16-bit jump target address (Updates the Instruction Pointer).
seg: Direct 8-bit segment address (Updates the Code Segment Pointer).
rel: $\quad$ Signed 8-bit jump target word offset address relative to the Instruction Pointer of the following instruction.
\#trap7: Immediate 7-bit trap or interrupt number.

## Extension operations

The EXT* instructions override the standard DPP addressing scheme:
\#pag: Immediate 10-bit page address.
\#seg: Immediate 8-bit segment address.

## Branch condition codes

cc: Symbolically specifiable condition codes

| cc_UC | Unconditional | cc_NE | Not Equal |
| :--- | :--- | :--- | :--- |
| cc_Z | Zero | cc_ULT | Unsigned Less Than |
| cc_NZ | Not Zero | cc_ULE | Unsigned Less Than or Equal |
| cc_V | Overflow | cc_UGE | Unsigned Greater Than or Equal |
| cc_NV | No Overflow | cc_UGT | Unsigned Greater Than |
| cc_N | Negative | cc_SLE | Signed Less Than or Equal |
| cc_NN | Not Negative | cc_SLT | Signed Less Than |
| cc_C | Carry | cc_SGE | Signed Greater Than or Equal |
| cc_NC | No Carry | cc_SGT | Signed Greater Than |
| cc_EQ | Equal | cc_NET | Not Equal and Not End-of-Table |

Table 9 : Arithmetic instructions

| Mnemonic |  | Description |  |  |  |  |  |  | $\stackrel{\text { ¢ }}{\substack{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | Rw, Rw | Add direct word GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADD | Rw, [Rw] | Add indirect word memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADD | Rw, [Rw+] | Add indirect word memory to direct GPR and postincrement source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADD | Rw, \#data ${ }_{3}$ | Add immediate word data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADD | reg, \#data ${ }_{16}$ | Add immediate word data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADD | reg, mem | Add direct word memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADD | mem, reg | Add direct word register to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDB | Rb, Rb | Add direct byte GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDB | Rb, [Rw] | Add indirect byte memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDB | $\mathrm{Rb},[\mathrm{Rw}+]$ | Add indirect byte memory to direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDB | Rb, \#data ${ }_{3}$ | Add immediate byte data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDB | reg, \#data ${ }_{16}$ | Add immediate byte data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDB | reg, mem | Add direct byte memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDB | mem, reg | Add direct byte register to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDC | Rw, Rw | Add direct word GPR to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDC | Rw, [Rw] | Add indirect word memory to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDC | Rw, [Rw+] | Add indirect word memory to direct GPR with Carry and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDC | Rw, \#data 3 | Add immediate word data to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDC | reg, \#data ${ }_{16}$ | Add immediate word data to direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDC | reg, mem | Add direct word memory to direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDC | mem, reg | Add direct word register to direct memory with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 9 : Arithmetic instructions (continued)

| Mnemonic |  | Description |  |  | ¢ | $\begin{array}{\|l\|l} \substack{x \\ \\ \vdots \\ \vdots \\ \vdots} \end{array}$ |  |  | $\stackrel{\text { ¢ }}{\substack{0 \\ 0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDCB | Rb, Rb | Add direct byte GPR to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDCB | Rb, [Rw] | Add indirect byte memory to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDCB | Rb, [Rw+] | Add indirect byte memory to direct GPR with Carry and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDCB | Rb, \#data ${ }_{3}$ | Add immediate byte data to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDCB | reg, \#data ${ }_{16}$ | Add immediate byte data to direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDCB | reg, mem | Add direct byte memory to direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDCB | mem, reg | Add direct byte register to direct memory with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CPL | Rw | Complement direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CPLB | Rb | Complement direct byte GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| DIV | Rw | Signed divide register MDL by direct GPR (16-/16-bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| DIVL | Rw | Signed long divide register MD by direct GPR (32-/16-bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| DIVLU | Rw | Unsigned long divide register MD by direct GPR (32-/16-bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| DIVU | Rw | Unsigned divide register MDL by direct GPR (16-/16-bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| MUL | Rw, Rw | Signed multiply direct GPR by direct GPR (16-16-bit) | 10 | 14 | 10 | 11 | 12 | 14 | 2 |
| MULU | Rw, Rw | Unsigned multiply direct GPR by direct GPR (16-16-bit) | 10 | 14 | 10 | 11 | 12 | 14 | 2 |
| NEG | Rw | Negate direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| NEGB | Rb | Negate direct byte GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB | Rw, Rw | Subtract direct word GPR from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB | Rw, [Rw] | Subtract indirect word memory from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB | Rw, [Rw+] | Subtract indirect word memory from direct GPR \& post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB | Rw, \#data ${ }_{3}$ | Subtract immediate word data from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB | reg, \#data ${ }_{16}$ | Subtract immediate word data from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUB | reg, mem | Subtract direct word memory from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUB | mem, reg | Subtract direct word register from direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBB | Rb, Rb | Subtract direct byte GPR from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB | Rb, [Rw] | Subtract indirect byte memory from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB | Rb, [Rw+] | Subtract indirect byte memory from direct GPR \& post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB | Rb, \#data ${ }_{3}$ | Subtract immediate byte data from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB | reg, \#data ${ }_{16}$ | Subtract immediate byte data from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

Table 9 : Arithmetic instructions (continued)

| Mnemonic |  | Description |  |  |  |  |  | N | $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUBB | reg, mem | Subtract direct byte memory from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBB | mem, reg | Subtract direct byte register from direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBC | Rw, Rw | Subtract direct word GPR from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC | Rw, [Rw] | Subtract indirect word memory from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC | Rw, [Rw+] | Subtract indirect word memory from direct GPR with Carry and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC | Rw, \#data 3 | Subtract immediate word data from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC | reg, \#data 16 | Subtract immediate word data from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBC | reg, mem | Subtract direct word memory from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBC | mem, reg | Subtract direct word register from direct memory with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBCB | Rb, Rb | Subtract direct byte GPR from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCB | Rb, [Rw] | Subtract indirect byte memory from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCB | Rb, [Rw+] | Subtract indirect byte memory from direct GPR with Carry and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCB | Rb, \#data 3 | Subtract immediate byte data from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCB | reg, \#data 16 | Subtract immediate byte data from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBCB | reg, mem | Subtract direct byte memory from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBCB | mem, reg | Subtract direct byte register from direct memory with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 10 : Logical instructions

| Mnemonic |  | Description |  |  |  |  |  |  | $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND | Rw, Rw | Bitwise AND direct word GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND | Rw, [Rw] | Bitwise AND indirect word memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND | Rw, [Rw+] | Bitwise AND indirect word memory with direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND | Rw, \#data ${ }_{3}$ | Bitwise AND immediate word data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND | reg, \#data ${ }_{16}$ | Bitwise AND immediate word data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| AND | reg, mem | Bitwise AND direct word memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| AND | mem, reg | Bitwise AND direct word register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ANDB | Rb, Rb | Bitwise AND direct byte GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB | Rb, [Rw] | Bitwise AND indirect byte memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Table 10 : Logical instructions (continued)

| Mnemonic |  | Description | $\begin{aligned} & \Sigma \underset{O}{\Sigma} \\ & \underset{\sim}{\Xi} \\ & \hline \end{aligned}$ |  |  |  |  |  | $\stackrel{\substack{0 \\ \sim \\ \pm}}{ }$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANDB | Rb, [Rw+] | Bitwise AND indirect byte memory with direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB | Rb, \#data ${ }_{3}$ | Bitwise AND immediate byte data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB | reg, \#data ${ }_{16}$ | Bitwise AND immediate byte data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ANDB | reg, mem | Bitwise AND direct byte memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ANDB | mem, reg | Bitwise AND direct byte register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| OR | Rw, Rw | Bitwise OR direct word GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| OR | Rw, [Rw] | Bitwise OR indirect word memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| OR | Rw, [Rw+] | Bitwise OR indirect word memory with direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| OR | Rw, \#data ${ }_{3}$ | Bitwise OR immediate word data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| OR | reg, \#data ${ }_{16}$ | Bitwise OR immediate word data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| OR | reg, mem | Bitwise OR direct word memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| OR | mem, reg | Bitwise OR direct word register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ORB | Rb, Rb | Bitwise OR direct byte GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ORB | Rb, [Rw] | Bitwise OR indirect byte memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ORB | Rb, [Rw+] | Bitwise OR indirect byte memory with direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ORB | Rb, \#data ${ }_{3}$ | Bitwise OR immediate byte data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ORB | reg, \#data ${ }_{16}$ | Bitwise OR immediate byte data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ORB | reg, mem | Bitwise OR direct byte memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ORB | mem, reg | Bitwise OR direct byte register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XOR | Rw, Rw | Bitwise XOR direct word GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XOR | Rw, [Rw] | Bitwise XOR indirect word memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XOR | Rw, [Rw+] | Bitwise XOR indirect word memory with direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XOR | Rw, \#data ${ }_{3}$ | Bitwise XOR immediate word data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XOR | reg, \#data ${ }_{16}$ | Bitwise XOR immediate word data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XOR | reg, mem | Bitwise XOR direct word memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XOR | mem, reg | Bitwise XOR direct word register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XORB | Rb, Rb | Bitwise XOR direct byte GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XORB | Rb, [Rw] | Bitwise XOR indirect byte memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XORB | Rb, [Rw+] | Bitwise XOR indirect byte memory with direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XORB | Rb, \#data ${ }_{3}$ | Bitwise XOR immediate byte data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XORB | reg, \#data ${ }_{16}$ | Bitwise XOR immediate byte data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XORB | reg, mem | Bitwise XOR direct byte memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XORB | mem, reg | Bitwise XOR direct byte register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 11 : Boolean bit map instructions (continued)

| Mnemonic | Description |  | $\begin{aligned} & \sum_{\mathbb{K}}^{\star} \\ & \dot{E} \end{aligned}$ |  | $\begin{aligned} & x \\ & \sum_{n}^{x} \\ & \vdots \mathbf{0} \\ & \stackrel{1}{6} \end{aligned}$ |  |  | $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BAND bitaddr, bitaddr | AND direct bit with direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BCLR bitaddr | Clear direct bit | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| BCMP bitaddr, bitaddr | Compare direct bit to direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BFLDH bitoff, \#mask ${ }_{8}$,\#data ${ }_{8}$ | Bitwise modify masked high byte of bit-addressable direct word memory with immediate data | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BFLDL <br> bitoff, \#mask ${ }_{8}$, \#data ${ }_{8}$ | Bitwise modify masked low byte of bit-addressable direct word memory with immediate data | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BMOV bitaddr, bitaddr | Move direct bit to direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BMOVN bitaddr, bitaddr | Move negated direct bit to direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BOR <br> bitaddr, bitaddr | OR direct bit with direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BSET bitaddr | Set direct bit | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| BXOR bitaddr, bitaddr | XOR direct bit with direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMP Rw, Rw | Compare direct word GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP Rw, [Rw] | Compare indirect word memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP Rw, [Rw+] | Compare indirect word memory to direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP Rw, \#data ${ }_{3}$ | Compare immediate word data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP reg, \#data 16 | Compare immediate word data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMP reg, mem | Compare direct word memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPB $\quad \mathrm{Rb}, \mathrm{Rb}$ | Compare direct byte GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB Rb, [Rw] | Compare indirect byte memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB $\quad \mathrm{Rb},[\mathrm{Rw}+]$ | Compare indirect byte memory to direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB Rb, \#data ${ }_{3}$ | Compare immediate byte data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB reg, \#data ${ }_{16}$ | Compare immediate byte data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPB reg, mem | Compare direct byte memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 12 : Compare and loop instructions (continued)

| Mnemonic |  | Description |  | $\begin{aligned} & \underset{\bigotimes}{\underset{K}{x}} \\ & \underset{\underline{E}}{ \pm} \end{aligned}$ |  |  | N | $\begin{aligned} & \sum_{\substack{x \\ \vdots \\ \dot{D}}} \\ & \hline \end{aligned}$ | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMPD1 | Rw, \#data ${ }_{4}$ | Compare immediate word data to direct GPR and decrement GPR by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPD1 | Rw, \#data ${ }_{16}$ | Compare immediate word data to direct GPR and decrement GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPD1 | Rw, mem | Compare direct word memory to direct GPR and decrement GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPD2 | Rw, \#data ${ }_{4}$ | Compare immediate word data to direct GPR and decrement GPR by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPD2 | Rw, \#data ${ }_{16}$ | Compare immediate word data to direct GPR and decrement GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPD2 | Rw, mem | Compare direct word memory to direct GPR and decrement GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPI1 | Rw, \#data ${ }_{4}$ | Compare immediate word data to direct GPR and increment GPR by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPI1 | Rw, \#data ${ }_{16}$ | Compare immediate word data to direct GPR and increment GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPI1 | Rw, mem | Compare direct word memory to direct GPR and increment GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPI2 | Rw, \#data 4 | Compare immediate word data to direct GPR and increment GPR by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPI2 | Rw, \#data ${ }_{16}$ | Compare immediate word data to direct GPR and increment GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPI2 | Rw, mem | Compare direct word memory to direct GPR and increment GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 13 : Prioritize instructions

| Mnemonic |  | Description |  |  | $\begin{aligned} & \left\|\begin{array}{c} x \\ \sum_{1}^{\prime} \\ \mathbf{2} \\ \vdots \mathbf{0} \\ \dot{0} \end{array}\right\| \end{aligned}$ |  | $\begin{gathered} x \\ \sum_{n}^{x} \\ \dot{1} \\ \vdots \\ \dot{0} \\ \dot{\infty} \end{gathered}$ | $\stackrel{\text { ¢ }}{\substack{\text { n }}}$ | $\stackrel{\substack{0 \\ \text { ¢ }}}{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRIOR | Rw, Rw | Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

## ST10 FAMILY PROGRAMMING MANUAL

Table 14 : Shift and rotate instructions (continued)

| Mnemonic |  | Description | $\underline{\Sigma}$ |  | N | $N$ | N |  | $\stackrel{\text { ¢ }}{\substack{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASHR | Rw, Rw | Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ASHR | Rw, \#data ${ }_{4}$ | Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROL | Rw, Rw | Rotate left direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROL | Rw, \#data 4 | Rotate left direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROR | Rw, Rw | Rotate right direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROR | Rw, \#data ${ }_{4}$ | Rotate right direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SHL | Rw, Rw | Shift left direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SHL | Rw, \#data 4 | Shift left direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SHR | Rw, Rw | Shift right direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SHR | Rw, \#data ${ }_{4}$ | Shift right direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Table 15 : Data movement instructions

|  | Mnemonic | Description | $\begin{aligned} & \Sigma \mathbf{\Sigma} \\ & \text { In } \\ & \dot{\Xi} \end{aligned}$ |  |  |  |  |  | $\stackrel{\substack{\#\\}}{\sim}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV | Rw, Rw | Move direct word GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | Rw, \#data ${ }_{4}$ | Move immediate word data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | reg, \#data ${ }_{16}$ | Move immediate word data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV | Rw, [Rw] | Move indirect word memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | Rw, [Rw+] | Move indirect word memory to direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | [Rw], Rw | Move direct word GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | [-Rw], Rw | Pre-decrement destination pointer by 2 and move direct word GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | [Rw], [Rw] | Move indirect word memory to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | [Rw+], [Rw] | Move indirect word memory to indirect memory \& post-increment destination pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV | [Rw], [Rw+] | Move indirect word memory to indirect memory \& post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Table 15 : Data movement instructions (continued)

|  | Mnemonic | Description |  |  | $x$ <br> $\sum_{2}^{x}$ <br>  <br>  <br> $\vdots$ <br> $\vdots$ |  |  |  | $\stackrel{\text { ¢ }}{\substack{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV | Rw, [Rw+ \#data ${ }_{16}$ ] | Move indirect word memory by base plus constant to direct GPR | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| MOV | [Rw+ \#data ${ }_{16}$ ], Rw | Move direct word GPR to indirect memory by base plus constant | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV | [Rw], mem | Move direct word memory to indirect memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV | mem, [Rw] | Move indirect word memory to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV | reg, mem | Move direct word memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV | mem, reg | Move direct word register to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB | Rb, Rb | Move direct byte GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB | Rb, \#data ${ }_{4}$ | Move immediate byte data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB | reg, \#data ${ }_{16}$ | Move immediate byte data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB | Rb, [Rw] | Move indirect byte memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB | Rb, [Rw+] | Move indirect byte memory to direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB | [Rw], Rb | Move direct byte GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB | [-Rw], Rb | Pre-decrement destination pointer by 1 and move direct byte GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB | [Rw], [Rw] | Move indirect byte memory to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB | [Rw+], [Rw] | Move indirect byte memory to indirect memory and post-increment destination pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB | [Rw], [Rw+] | Move indirect byte memory to indirect memory and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB Rb, [Rw+ \#data ${ }_{16}$ ] |  | Move indirect byte memory by base plus constant to direct GPR | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| MOVB [Rw+ \#data ${ }_{16}$ ], Rb |  | Move direct byte GPR to indirect memory by base plus constant | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB | [Rw], mem | Move direct byte memory to indirect memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB | mem, [Rw] | Move indirect byte memory to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB | reg, mem | Move direct byte memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB | mem, reg | Move direct byte register to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBS | Rw, Rb | Move direct byte GPR with sign extension to direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVBS | reg, mem | Move direct byte memory with sign extension to direct word register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBS | mem, reg | Move direct byte register with sign extension to direct word memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBZ | Rw, Rb | Move direct byte GPR with zero extension to direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVBZ | reg, mem | Move direct byte memory with zero extension to direct word register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBZ | mem, reg | Move direct byte register with zero extension to direct word memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 16 : Jump and Call Instructions (continued)

| Mnemonic |  | Description | $\begin{aligned} & \Sigma \mathbf{\Sigma} \\ & \text { OX } \\ & \text { İ } \end{aligned}$ |  |  | $\begin{aligned} & \sum_{i=1}^{x} \\ & \frac{1}{0} \\ & \hline 1 \end{aligned}$ | $\begin{aligned} & \sum_{i}^{x} \\ & \frac{1}{2} \\ & \vdots \\ & \hline \mathbf{i} \\ & \hline \end{aligned}$ | $\frac{\sum_{\substack{x\\}}^{x}}{\substack{n}}$ | $\stackrel{\text { ¢ }}{\text { ¢ }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CALLA | cc, caddr | Call absolute subroutine if condition is met | 4/2 | 10/8 | 6/4 | 8/6 | 10/8 | 14/12 | 4 |
| CALLI | cc, [Rw] | Call indirect subroutine if condition is met | 4/2 | 8/6 | 4/2 | 5/3 | 6/4 | 8/6 | 2 |
| CALLR | rel | Call relative subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| CALLS | seg, caddr | Call absolute subroutine in any code segment | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JB | bitaddr, rel | Jump relative if direct bit is set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JBC | bitaddr, rel | Jump relative and clear bit if direct bit is set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JMPA | cc, caddr | Jump absolute if condition is met | 4/2 | 10/8 | 6/4 | 8/6 | 10/8 | 14/12 | 4 |
| JMPI | cc, [Rw] | Jump indirect if condition is met | 4/2 | 8/6 | 4/2 | 5/3 | 6/4 | 8/6 | 2 |
| JMPR | cc, rel | Jump relative if condition is met | 4/2 | 8/6 | 4/2 | 5/3 | 6/4 | 8/6 | 2 |
| JMPS | seg, caddr | Jump absolute to a code segment | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JNB | bitaddr, rel | Jump relative if direct bit is not set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JNBS | bitaddr, rel | Jump relative and set bit if direct bit is not set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| PCALL | reg, caddr | Push direct word register onto system stack and call absolute subroutine | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| TRAP | \#trap7 | Call interrupt service routine via immediate trap number | 4 | 8 | 4 | 5 | 6 | 8 | 2 |

Table 17 : System Stack Instructions

| Mnemonic |  | Description | $\Sigma$ O ¢ ¢ İ |  | ה | - | - | - | $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POP | reg | Pop direct word register from system stack | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| PUSH | reg | Push direct word register onto system stack | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SCXT | reg, \#data 16 | Push direct word register onto system stack and update register with immediate data | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SCXT | reg, mem | Push direct word register onto system stack and update register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 18 : Return Instructions

| Mnemonic | Description |  |  | $\left\lvert\, \begin{aligned} & \mathbf{訁} \\ & \mathbf{0} \\ & \mathbf{0} \end{aligned}\right.$ |  | - | \% | $\stackrel{\substack{0 \\ \sim}}{\substack{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RET | Return from intra-segment subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| RETI | Return from interrupt service subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| RETP reg | Return from intra-segment subroutine and pop direct word register from system stack | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| RETS | Return from inter-segment subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |

Table 19 : System Control Instructions (continued)

| Mnemonic |  | Description |  |  |  |  |  | $N$ | $\substack{\text { ¢ } \\ \sim}$ <br> 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ATOMIC | \#data 2 | Begin ATOMIC sequence ${ }^{1}$ | 2 | 6 | 2 | 3 | 4 | 6 |  |
| DISWDT |  | Disable Watchdog Timer | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EINIT |  | Signify End-of-Initialization on RSTOUT-pin | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTR | \#data ${ }_{2}$ | Begin EXTended Register sequence ${ }^{1}$ | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTP | Rw, \#data 2 | Begin EXTended Page sequence ${ }^{1}$ | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTP | \#pag, \#data 2 | Begin EXTended Page sequence ${ }^{1}$ | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTPR | Rw, \#data ${ }_{2}$ | Begin EXTended Page and Register sequence ${ }^{1}$ | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTPR | \#pag, \#data 2 | Begin EXTended Page and Register sequence ${ }^{1}$ | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTS | Rw, \#data 2 | Begin EXTended Segment sequence ${ }^{1}$ | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTS | \#seg, \#data 2 | Begin EXTended Segment sequence ${ }^{1}$ | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTSR | Rw, \#data ${ }_{2}$ | Begin EXTended Segment and Register sequence ${ }^{1}$ | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTSR | \#seg, \#data ${ }_{2}$ | Begin EXTended Segment and Register sequence ${ }^{1}$ | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| IDLE |  | Enter Idle Mode | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| PWRDN |  | Enter Power Down Mode (supposes $\overline{\text { NMI-pin is low) }}$ | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SRST |  | Software Reset | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SRVWDT |  | Service Watchdog Timer | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Note 1. The EXT instructions override the standard DPP addressing sheme.
Table 20 : Miscellaneous instructions

| Mnemonic | Description |  | $\begin{aligned} & \sum \underset{K}{\Sigma} \\ & \dot{I} \end{aligned}$ |  |  |  |  | $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOP | Null operation | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

## 2.5-Instruction set ordered by opcodes

The following pages list the instruction set ordered by their hexadecimal opcodes. This is used to identify specific instructions when reading executable code, i.e. during the debugging phase.

## Notes for Opcode Lists

1. Some instructions are encoded by means of additional bits in the operand field of the instruction
$x 0 h-x 7 h: R w, ~ \# d a t a_{3}$ or Rb, \#data3
$x 8 h-x B h: R w,[R w]$ or $R b$, [Rw]
$x C h$ - $x F h R w,[R w+]$ or $R b,[R w+]$
For these instructions only the lowest four GPRs, RO to R3, can be used as indirect address pointers.
2. Some instructions are encoded by means of additional bits in the operand field of the instruction.
$00 x x . x x x x:$ EXTS or ATOMIC
01xx.xxxx: EXTP
Table 21 : Instruction set ordered by Hex code

| Hex-code | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 00 | 2 | ADD | Rw $\mathrm{m}_{\mathrm{n}}, \mathrm{Rw} \mathrm{m}_{\mathrm{m}}$ |
| 01 | 2 | ADDB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 02 | 4 | ADD | reg, mem |
| 03 | 4 | ADDB | reg, mem |
| 04 | 4 | ADD | mem, reg |
| 05 | 4 | ADDB | mem, reg |
| 06 | 4 | ADD | reg, \#data ${ }_{16}$ |
| 07 | 4 | ADDB | reg, \#data ${ }_{16}$ |
| 08 | 2 | ADD | $R w_{n},\left[R w_{i}+\right]$ or $R w_{n},\left[R w_{i}\right]$ or $R w_{n}$, \#data $_{3}$ |
| 09 | 2 | ADDB | $R b_{n},\left[R w_{i}+\right]$ or $R b_{n},\left[R w_{i}\right]$ or $R b_{n}, \# d a t a_{3}$ |
| 0A | 4 | BFLDL | bitoff $_{\text {Q }}$, \#mask ${ }_{8}$, \#data ${ }_{8}$ |
| OB | 2 | MUL | $R w_{n}, R w_{m}$ |
| 0C | 2 | ROL | $R w_{n}, R w_{m}$ |
| 0D | 2 | JMPR | cc_UC, rel |
| OE | 2 | BCLR | bitaddr $_{\text {Q. } 0}$ |
| OF | 2 | BSET | bitaddr $_{\text {Q. } 0}$ |
| 10 | 2 | ADDC | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ |
| 11 | 2 | ADDCB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |

Table 21 : Instruction set ordered by Hex code (continued)

| Hex- code | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 12 | 4 | ADDC | reg, mem |
| 13 | 4 | ADDCB | reg, mem |
| 14 | 4 | ADDC | mem, reg |
| 15 | 4 | ADDCB | mem, reg |
| 16 | 4 | ADDC | reg, \#data ${ }_{16}$ |
| 17 | 4 | ADDCB | reg, \#data ${ }_{16}$ |
| 18 | 2 | ADDC | Rw $\mathrm{n}_{\mathrm{n}}$, $\left[\mathrm{Rw} \mathrm{w}_{\mathrm{i}}+\right]$ or $R w_{n}$, $\left[R w_{i}\right]$ or $R w_{n}$, \#data ${ }_{3}$ |
| 19 | 2 | ADDCB | Rb ${ }_{n},\left[R w_{i}+\right]$ or $R b_{n},\left[R w_{i}\right]$ or $R b_{n}$, \#data $_{3}$ |
| 1A | 4 | BFLDH | bitoff $_{\text {Q }}$, \#mask ${ }_{8}$, \#data ${ }_{8}$ |
| 1B | 2 | MULU | $R w_{n}, R w_{m}$ |
| 1 C | 2 | ROL | $\mathrm{Rw}_{\mathrm{n}}$, \#data $_{4}$ |
| 1D | 2 | JMPR | cc_NET, rel |
| 1E | 2 | BCLR | bitaddr $_{\text {Q. } 1}$ |
| 1F | 2 | BSET | bitaddr $_{\text {Q. } 1}$ |
| 20 | 2 | SUB | $R w_{n}, R w_{m}$ |
| 21 | 2 | SUBB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 22 | 4 | SUB | reg, mem |
| 23 | 4 | SUBB | reg, mem |
| 24 | 4 | SUB | mem, reg |
| 25 | 4 | SUBB | mem, reg |
| 26 | 4 | SUB | reg, \#data ${ }_{16}$ |
| 27 | 4 | SUBB | reg, \#data ${ }_{16}$ |
| 28 | 2 | SUB | Rw ${ }_{n},\left[R w_{i}+\right]$ or $R w_{n},\left[R w_{i}\right]$ or $R w_{n}, \#$ data $_{3}$ |
| 29 | 2 | SUBB | $R b_{n},\left[R w_{i}+\right]$ or $R b_{n},\left[R w_{i}\right]$ or $R b_{n}$, \#data $_{3}$ |
| 2 A | 4 | BCMP | bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$ |
| 2B | 2 | PRIOR | $R w_{n}, R w_{m}$ |
| 2 C | 2 | ROR | $R w_{n}, R w_{m}$ |
| 2D | 2 | JMPR | cc_EQ, rel or cc_Z, rel |
| 2E | 2 | BCLR | bitaddr $_{\text {Q } 2} 2$ |
| 2 F | 2 | BSET | bitaddr $_{\text {Q. } 2}$ |
| 30 | 2 | SUBC | $R w_{n}, R w_{m}$ |
| 31 | 2 | SUBCB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 32 | 4 | SUBC | reg, mem |
| 33 | 4 | SUBCB | reg, mem |

27/172

## ST10 FAMILY PROGRAMMING MANUAL

Table 21 : Instruction set ordered by Hex code (continued)

| Hex-code | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 34 | 4 | SUBC | mem, reg |
| 35 | 4 | SUBCB | mem, reg |
| 36 | 4 | SUBC | reg, \#data ${ }_{16}$ |
| 37 | 4 | SUBCB | reg, \#data ${ }_{16}$ |
| 38 | 2 | SUBC | Rw $\mathrm{w}_{\mathrm{n}},\left[R w_{i}+\right]$ or $R w_{n},\left[R w_{i}\right]$ or $R w_{n}$, \#data ${ }_{3}$ |
| 39 | 2 | SUBCB | Rb ${ }_{n},\left[R w_{i}+\right]$ or $R b_{n},\left[R w_{i}\right]$ or $R b_{n}$, \#data $_{3}$ |
| 3A | 4 | BMOVN | bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.a }}$ |
| 3B | - | - | - |
| 3 C | 2 | ROR | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| 3D | 2 | JMPR | cc_NE, rel or cc_NZ, rel |
| 3E | 2 | BCLR | bitaddr $_{\text {Q } .3}$ |
| 3F | 2 | BSET | bitaddr $_{\text {Q. } 3}$ |
| 40 | 2 | CMP | $R w_{n}, R w_{m}$ |
| 41 | 2 | CMPB | $R b_{n}, \mathrm{Rb}_{\mathrm{m}}$ |
| 42 | 4 | CMP | reg, mem |
| 43 | 4 | CMPB | reg, mem |
| 44 | - | - | - |
| 45 | - | - | - |
| 46 | 4 | CMP | reg, \#data ${ }_{16}$ |
| 47 | 4 | CMPB | reg, \#data ${ }_{16}$ |
| 48 | 2 | CMP | $R w_{n},\left[R w_{i}+\right]$ or $R w_{n},\left[R w_{i}\right]$ or $R w_{n}, \#_{\text {data }}^{3}$ |
| 49 | 2 | CMPB | Rb ${ }_{n},\left[R w_{i}+\right]$ or $R b_{n},\left[R w_{i}\right]$ or $R b_{n}$, \#data $_{3}$ |
| 4A | 4 | BMOV | bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.a }}$ |
| 4B | 2 | DIV | $R w_{n}$ |
| 4C | 2 | SHL | $R w_{n}, R w_{m}$ |
| 4D | 2 | JMPR | cc_V, rel |
| 4E | 2 | BCLR | bitaddr ${ }_{\text {Q } 4} 4$ |
| 4F | 2 | BSET | bitaddr $_{\text {Q. } 4}$ |
| 50 | 2 | XOR | Rwn ${ }_{\text {, }} \mathrm{Rw}_{\mathrm{m}}$ |
| 51 | 2 | XORB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 52 | 4 | XOR | reg, mem |
| 53 | 4 | XORB | reg, mem |
| 54 | 4 | XOR | mem, reg |
| 55 | 4 | XORB | mem, reg |

Table 21 : Instruction set ordered by Hex code (continued)

| Hex-code | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 56 | 4 | XOR | reg, \#data ${ }_{16}$ |
| 57 | 4 | XORB | reg, \#data ${ }_{16}$ |
| 58 | 2 | XOR | Rw $\mathrm{w}_{\mathrm{n}},\left[R w_{i}+\right]$ or $R w_{n},\left[R w_{i}\right]$ or $R w_{n}$, \#data ${ }_{3}$ |
| 59 | 2 | XORB | Rb ${ }_{n},\left[R w_{i}+\right]$ or $R b_{n},\left[R w_{i}\right]$ or $R b_{n}, \#$ data $_{3}$ |
| 5A | 4 | BOR | bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$ |
| 5B | 2 | DIVU | $R w_{n}$ |
| 5 C | 2 | SHL | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| 5D | 2 | JMPR | cc_NV, rel |
| 5E | 2 | BCLR | bitaddr $_{\text {Q. } 5}$ |
| 5F | 2 | BSET | bitaddr ${ }_{\text {Q } .5}$ |
| 60 | 2 | AND | $R w_{n}, R w_{m}$ |
| 61 | 2 | ANDB | $R b_{n}, \mathrm{Rb}_{\mathrm{m}}$ |
| 62 | 4 | AND | reg, mem |
| 63 | 4 | ANDB | reg, mem |
| 64 | 4 | AND | mem, reg |
| 65 | 4 | ANDB | mem, reg |
| 66 | 4 | AND | reg, \#data ${ }_{16}$ |
| 67 | 4 | ANDB | reg, \#data ${ }_{16}$ |
| 68 | 2 | AND | Rw $\mathrm{w}_{\mathrm{n}},\left[R w_{i}+\right]$ or $R w_{\mathrm{n}},\left[R w_{\mathrm{i}}\right]$ or $R w_{\mathrm{n}}$, \#data ${ }_{3}$ |
| 69 | 2 | ANDB | $R b_{n},\left[R w_{i}+\right]$ or $R b_{n},\left[R w_{i}\right]$ or $R b_{n}, \#$ data $_{3}$ |
| 6A | 4 | BAND | bitaddr $_{\text {Z. } 2}$, bitaddr $_{\text {Q.a }}$ |
| 6B | 2 | DIVL | $R w_{n}$ |
| 6C | 2 | SHR | $R w_{n}, R w_{m}$ |
| 6D | 2 | JMPR | cc_N, rel |
| 6E | 2 | BCLR | bitaddr $_{\text {Q. } 6}$ |
| 6F | 2 | BSET | bitaddr $_{\text {Q. } 6}$ |
| 70 | 2 | OR | $R w_{n}, R w_{m}$ |
| 71 | 2 | ORB | $R b_{n}, \mathrm{Rb}_{\mathrm{m}}$ |
| 72 | 4 | OR | reg, mem |
| 73 | 4 | ORB | reg, mem |
| 74 | 4 | OR | mem, reg |
| 75 | 4 | ORB | mem, reg |
| 76 | 4 | OR | reg, \#data ${ }_{16}$ |
| 77 | 4 | ORB | reg, \#data ${ }_{16}$ |

29/172

## ST10 FAMILY PROGRAMMING MANUAL

Table 21 : Instruction set ordered by Hex code (continued)

| Hex-code | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 78 | 2 | OR | Rw $\mathrm{m}_{\mathrm{n}},\left[R w_{i}+\right]$ or $R w_{n}$, $\left[R w_{i}\right]$ or $R w_{n}$, \#data ${ }_{3}$ |
| 79 | 2 | ORB | $R b_{n},\left[R w_{i}+\right]$ or $R b_{n},\left[R w_{i}\right]$ or $R b_{n}$, \#data ${ }_{3}$ |
| 7A | 4 | BXOR | bitaddr $_{\text {Z.7 }}$, bitaddr $_{\text {Q.q }}$ |
| 7B | 2 | DIVLU | $R w_{n}$ |
| 7 C | 2 | SHR | Rwn ${ }_{\text {, }}$ \#data ${ }_{4}$ |
| 7D | 2 | JMPR | cc_NN, rel |
| 7E | 2 | BCLR | bitaddr $_{\text {Q. } 7}$ |
| 7F | 2 | BSET | bitaddr $_{\text {Q. } 7}$ |
| 80 | 2 | CMPI1 | Rwn ${ }^{\text {, \#data }}{ }_{4}$ |
| 81 | 2 | NEG | $R w_{n}$ |
| 82 | 4 | CMPI1 | $R w_{n}$, mem |
| 83 | 4 | CoXXX ${ }^{1}$ | $R w_{n},\left[R w_{m}{ }^{\otimes}\right]$ |
| 84 | 4 | MOV | [ $R w_{n}$ ], mem |
| 85 | - | - | - |
| 86 | 4 | CMPI1 | Rw ${ }_{\text {n }}$, \#data ${ }_{16}$ |
| 87 | 4 | IDLE |  |
| 88 | 2 | MOV | [-Rw $\mathrm{m}_{\mathrm{m}}$ ], $\mathrm{Rw} \mathrm{w}_{\mathrm{n}}$ |
| 89 | 2 | MOVB | [-Rw $\mathrm{m}_{\mathrm{m}}$ ], $\mathrm{Rb}_{\mathrm{n}}$ |
| 8A | 4 | JB | bitaddr $_{\text {Q.q }}$, rel |
| 8B | - | - | - |
| 8C | - | - | - |
| 8D | 2 | JMPR | cc_C, rel or cc_ULT, rel |
| 8E | 2 | BCLR | bitaddr $_{\text {Q } .8}$ |
| 8F | 2 | BSET | bitaddr $_{\text {Q. } 8}$ |
| 90 | 2 | CMPI2 | Rwn ${ }^{\text {, \#data }} 4$ |
| 91 | 2 | CPL | Rwn |
| 92 | 4 | CMPI2 | $R w_{n}$, mem |
| 93 | 4 | CoXXX ${ }^{1}$ | [IDXi $\otimes$ ], [ $\mathrm{Rw}_{\mathrm{n}} \otimes$ ] |
| 94 | 4 | MOV | mem, [ $\mathrm{Rw} \mathrm{w}_{\mathrm{n}}$ ] |
| 95 | - | - | - |
| 96 | 4 | CMPI2 | Rw ${ }_{\mathrm{n}}$, \#data ${ }_{16}$ |
| 97 | 4 | PWRDN |  |
| 98 | 2 | MOV | $R w_{n},\left[R w_{m}+\right]$ |
| 99 | 2 | MOVB | $R b_{n},\left[R w_{m}+\right]$ |

Table 21 : Instruction set ordered by Hex code (continued)

| Hex-code | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 9A | 4 | JNB | bitaddr $_{\text {Q.q }}$, rel |
| 9B | 2 | TRAP | \#trap7 |
| 9 C | 2 | JMPI | cc, $\left[R w_{n}\right]$ |
| 9D | 2 | JMPR | cc_NC, rel or cc_UGE, rel |
| 9E | 2 | BCLR | bitaddr $_{\text {Q } .9}$ |
| 9 F | 2 | BSET | bitaddr $_{\text {Q } .9}$ |
| A0 | 2 | CMPD1 | $\mathrm{Rw}_{\mathrm{n}}$, \#data $_{4}$ |
| A1 | 2 | NEGB | $R b_{n}$ |
| A2 | 4 | CMPD1 | Rwn ${ }_{\text {, mem }}$ |
| A3 | 4 | CoXXX ${ }^{1}$ | $R w_{n}, R w_{m}$ |
| A4 | 4 | MOVB | [ $\mathrm{Rw} \mathrm{w}_{\mathrm{n}}$ ], mem |
| A5 | 4 | DISWDT |  |
| A6 | 4 | CMPD1 | Rw $\mathrm{n}_{\text {, }}$ \#data ${ }_{16}$ |
| A7 | 4 | SRVWDT |  |
| A8 | 2 | MOV | $\mathrm{Rw}_{\mathrm{n}},\left[R w_{m}\right]$ |
| A9 | 2 | MOVB | $R b_{n},\left[R w_{m}\right]$ |
| AA | 4 | JBC | bitaddr $_{\text {Q.q }}$, rel |
| AB | 2 | CALLI | cc, [ $\mathrm{Rw}_{\mathrm{n}}$ ] |
| AC | 2 | ASHR | $R w_{n}, R w_{m}$ |
| AD | 2 | JMPR | cc_SGT, rel |
| AE | 2 | BCLR | bitaddr $_{\text {Q. } 10}$ |
| AF | 2 | BSET | bitaddr $_{\text {Q. } 10}$ |
| B0 | 2 | CMPD2 | Rwn, \#data ${ }_{4}$ |
| B1 | 2 | CPLB | $R b_{n}$ |
| B2 | 4 | CMPD2 | $R w_{n}$, mem |
| B3 | 4 | CoStore ${ }^{1}$ | $\left[R w_{n} \otimes\right]$, CoReg |
| B4 | 4 | MOVB | mem, [ $\mathrm{Rw} \mathrm{w}_{\mathrm{n}}$ ] |
| B5 | 4 | EINIT |  |
| B6 | 4 | CMPD2 | Rwn ${ }^{\text {, \# }}$ data $_{16}$ |
| B7 | 4 | SRST |  |
| B8 | 2 | MOV | $\left[R w_{m}\right], R w_{n}$ |
| B9 | 2 | MOVB | $\left[R w_{m}\right], R b_{n}$ |
| BA | 4 | JNBS | bitaddr $_{\text {Q.q, }}$, rel |
| BB | 2 | CALLR | rel |

## ST10 FAMILY PROGRAMMING MANUAL

Table 21 : Instruction set ordered by Hex code (continued)

| Hex-code | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| BC | 2 | ASHR | Rwn ${ }^{\text {, \#data }}$ 4 |
| BD | 2 | JMPR | cc_SLE, rel |
| BE | 2 | BCLR | bitaddr $_{\text {Q. } 11}$ |
| BF | 2 | BSET | bitaddr ${ }_{\text {Q. } 11}$ |
| C0 | 2 | MOVBZ | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| C1 | - | - | - |
| C2 | 4 | MOVBZ | reg, mem |
| C3 | 4 | CoStore ${ }^{1}$ | Rwn , CoReg |
| C4 | 4 | MOV | [Rw $\mathrm{m}^{+}$\#data $_{16}$ ], $\mathrm{Rw} \mathrm{w}_{\mathrm{n}}$ |
| C5 | 4 | MOVBZ | mem, reg |
| C6 | 4 | SCXT | reg, \#data ${ }_{16}$ |
| C7 | - | - | - |
| C8 | 2 | MOV | [ $\left.R w_{n}\right]$, [ $R w_{m}$ ] |
| C9 | 2 | MOVB | $\left[R w_{n}\right],\left[R w_{m}\right]$ |
| CA | 4 | CALLA | cc, caddr |
| CB | 2 | RET |  |
| CC | 2 | NOP |  |
| $C D$ | 2 | JMPR | cc_SLT, rel |
| CE | 2 | BCLR | bitaddr $_{\text {Q. } 12}$ |
| CF | 2 | BSET | bitaddr $_{\text {Q. } 12}$ |
| D0 | 2 | MOVBS | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| D1 | 2 | ATOMIC/EXTR | \#data 2 |
| D2 | 4 | MOVBS | reg, mem |
| D3 | 4 | CoMOV ${ }^{1}$ | [IDXi $\otimes$ ], $\left[R w_{n} \otimes\right.$ ] |
| D4 | 4 | MOV | $R w_{n},\left[R w_{m}+\#\right.$ data $\left._{16}\right]$ |
| D5 | 4 | MOVBS | mem, reg |
| D6 | 4 | SCXT | reg, mem |
| D7 | 4 | EXTP(R)/EXTS(R) | \#pag, \#data 2 |
| D8 | 2 | MOV | $\left[R w_{n}+\right],\left[R w_{m}\right]$ |
| D9 | 2 | MOVB | [ $\left.R w_{n}+\right]$, [ $R w_{m}$ ] |
| DA | 4 | CALLS | seg, caddr |
| DB | 2 | RETS |  |
| DC | 2 | EXTP(R)/EXTS(R) | Rw $\mathrm{m}_{\text {, }}$, \#data ${ }_{2}$ |
| DD | 2 | JMPR | cc_SGE, rel |

Table 21 : Instruction set ordered by Hex code (continued)

| Hex-code | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| DE | 2 | BCLR | bitaddr $_{\text {Q. } 13}$ |
| DF | 2 | BSET | bitaddr $_{\text {Q. } 13}$ |
| E0 | 2 | MOV | Rwn, \#data ${ }_{4}$ |
| E1 | 2 | MOVB | Rb ${ }_{\mathrm{n}}$, \#data ${ }_{4}$ |
| E2 | 4 | PCALL | reg, caddr |
| E3 | - | - | - |
| E4 | 4 | MOVB | [ $\mathrm{Rw}_{\mathrm{m}}+\# \mathrm{data}_{16}$ ], $\mathrm{Rb}_{\mathrm{n}}$ |
| E5 | - | - | - |
| E6 | 4 | MOV | reg, \#data ${ }_{16}$ |
| E7 | 4 | MOVB | reg, \#data ${ }_{16}$ |
| E8 | 2 | MOV | $\left[R w_{n}\right],\left[R w_{m}+\right]$ |
| E9 | 2 | MOVB | $\left[R w_{n}\right],\left[R w_{m}+\right]$ |
| EA | 4 | JMPA | cc, caddr |
| EB | 2 | RETP | reg |
| EC | 2 | PUSH | reg |
| ED | 2 | JMPR | cc_UGT, rel |
| EE | 2 | BCLR | bitaddr $_{\text {Q. } 14}$ |
| EF | 2 | BSET | bitaddr $_{\text {Q. } 14}$ |
| F0 | 2 | MOV | $R w_{n}, R w_{m}$ |
| F1 | 2 | MOVB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| F2 | 4 | MOV | reg, mem |
| F3 | 4 | MOVB | reg, mem |
| F4 | 4 | MOVB | $\mathrm{Rb}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{m}}+\right.$ \#data $\left._{16}\right]$ |
| F5 | - | - | - |
| F6 | 4 | MOV | mem, reg |
| F7 | 4 | MOVB | mem, reg |
| F8 | - | - | - |
| F9 | - | - | - |
| FA | 4 | JMPS | seg, caddr |
| FB | 2 | RETI |  |
| FC | 2 | POP | reg |
| FD | 2 | JMPR | cc_ULE, rel |
| FE | 2 | BCLR | bitaddr $_{\text {Q. } 15}$ |
| FF | 2 | BSET | bitaddr $_{\text {Q. } 15}$ |

Note 1. This instruction only applies to products including the MAC.

## 2.6-Instruction conventions

This section details the conventions used in the individual instruction descriptions. Each individual instruction description is described in a standard format in separate sections under the following headings:

### 2.6.1 - Instruction name

Specifies the mnemonic opcode of the instruction.

### 2.6.2-Syntax

Specifies the mnemonic opcode and the required formal operands of the instruction. Instructions can have either none, one, two or three operands which are separated from each other by commas: MNEMONIC \{op1 \{,op2 \{,op3 \} \}\}.
The operand syntax depends on the addressing mode. All of the available addressing modes are
summarized at the end of each single instruction description.

### 2.6.3-Operation

The following symbols are used to represent data movement, arithmetic or logical operators (see Table 22).
Missing or existing parentheses signifies that the operand specifies an immediate constant value, an address, or a pointer to an address as follows:
opX Specifies the immediate constant value of opX.
(opX) Specifies the contents of opX.
$\left(o p X_{n}\right) \quad$ Specifies the contents of bit $n$ of opX.
((opX)) Specifies the contents of the contents of opX (i.e. opX is used as pointer to the actual operand).

Table 22 : Instruction operation symbols

| Diadic operations |  |  |  | operator (opY) |
| :---: | :---: | :---: | :---: | :---: |
|  | (opx) <-- (opy) | (opY) | is | MOVED into (opX) |
|  | (opx) + (opy) | (opX) | is | ADDED to (opY) |
|  | (opx) - (opy) | (opY) | is | SUBTRACTED from (opX) |
|  | (opx) * (opy) | (opX) | is | MULTIPLIED by (opY) |
|  | (opx) / (opy) | (opX) | is | DIVIDED by (opY) |
|  | (opx) ^ (opy) | (opX) | is | logically ANDed with (opY) |
|  | (opx) v (opy) | (opX) | is | logically ORed with (opY) |
|  | (opx) $\oplus$ (opy) | (opX) | is | logically EXCLUSIVELY ORed with (opY) |
|  | (opx) <--> (opy) | (opX) | is | COMPARED against (opY) |
|  | (opx) mod (opy) | (opX) | is | divided MODULO (opY) |
| Monadic operations |  | operator (opX) |  |  |
|  | (opx) ᄀ | (opX) | is | logically COMPLEMENTED |

The following abbreviations are used to describe operands:
Table 23 : Operand abbreviations

| Abbreviation | Description |
| :--- | :--- |
| CP | Context Pointer register. |
| CSP | Code Segment Pointer register. |
| IP | Instruction Pointer. |
| MD | Multiply/Divide register (32 bits wide, consists of MDH and MDL). |
| MDL, MDH | Multiply/Divide Low and High registers (each 16 bit wide). |
| PSW | Program Status Word register. |
| SP | System Stack Pointer register. |
| SYSCON | System Configuration register. |
| C | Carry flag in the PSW register. |
| V | Overflow flag in the PSW register. |
| SGTDIS | Segmentation Disable bit in the SYSCON register. |
| count | Temporary variable for an intermediate storage of the number of shift or rotate cycles which <br> remain to complete the shift or rotate operation. |
| tmp | Temporary variable for an intermediate result. |
| $0,1,2, \ldots$ | Constant values due to the data format of the specified operation. |

### 2.6.4 - Data types

Specifies the particular data type according to the instruction. Basically, the following data types are used: BIT, BYTE, WORD, DOUBLEWORD
Except for those instructions which extend byte data to word data, all instructions have only one particular data type.
Note that the data types mentioned here do not take into account accesses to indirect address pointers or to the system stack which are always performed with word data. Moreover, no data type is specified for System Control Instructions and
for those of the branch instructions which do not access any explicitly addressed data.

### 2.6.5 - Description

Describes the operation of the instruction.

### 2.6.6 - Condition code

The following table summarizes the 16 possible condition codes that can be used within Call and Branch instructions and shows the mnemonic abbreviations, the test executed for a specific condition and the 4-bit condition code number.

Table 24 : Condition codes

| Condition Code Mnemonic cc | Test | Description | Condition Code Number c |
| :---: | :---: | :---: | :---: |
| cc_UC | $1=1$ | Unconditional | Oh |
| cc_Z | $\mathrm{Z}=1$ | Zero | 2 h |
| cc_NZ | $\mathrm{Z}=0$ | Not zero | 3h |
| cc_V | $\mathrm{V}=1$ | Overflow | 4h |
| cc_NV | $\mathrm{V}=0$ | No overflow | 5 h |
| cc_N | $\mathrm{N}=1$ | Negative | 6 h |
| cc_NN | $\mathrm{N}=0$ | Not negative | 7h |
| cc_C | $C=1$ | Carry | 8h |
| cc_NC | C = 0 | No carry | 9h |
| cc_EQ | $Z=1$ | Equal | 2 h |
| cc_NE | Z = 0 | Not equal | 3h |
| cc_ULT | $C=1$ | Unsigned less than | 8h |
| cc_ULE | $(Z \vee C)=1$ | Unsigned less than or equal | Fh |
| cc_UGE | $C=0$ | Unsigned greater than or equal | 9 h |
| cc_UGT | $(\mathrm{Z} \times \mathrm{C})=0$ | Unsigned greater than | Eh |
| cc_SLT | $(\mathrm{N} \oplus \mathrm{V})=1$ | Signed less than | Ch |
| cc_SLE | $(\mathrm{Z} \vee(\mathrm{N} \oplus \mathrm{V}) \mathrm{)}=1$ | Signed less than or equal | Bh |
| cc_SGE | $(\mathrm{N} \oplus \mathrm{V})=0$ | Signed greater than or equal | Dh |
| cc_SGT | $(\mathrm{Z} \vee(\mathrm{N} \oplus \mathrm{V}) \mathrm{)}=0$ | Signed greater than | Ah |
| cc_NET | $(Z \vee E)=0$ | Not equal AND not end of table | 1h |

### 2.6.7-Flags

This section shows the state of the N, C, V, Z and $E$ flags in the PSW register. The resulting state of the flags is represented by the following symbols (see Table 25).
If the PSW register is specified as the destination operand of an instruction, the flags can not be interpreted as described.
This is because the PSW register is modified according to the data format of the instruction:

- For word operations, the PSW register is overwritten with the word result.
- For byte operations, the non-addressed byte is cleared and the addressed byte is overwritten.
- For bit or bit-field operations on the PSW register, only the specified bits are modified.

If the flags are not selected as destination bits, they stay unchanged i.e. they maintain the state existing after the previous instruction.

In all cases, if the PSW is the destination operand of an instruction, the PSW flags do NOT represent the flags of this instruction, in the normal way.

Table 25 : List of flags

| Symbol | Description |
| :---: | :---: |
| * | The flag is set according to the following standard rules |
|  | $\mathrm{N}=1$ : $\quad$ Most significant bit of the result is set |
|  | $\mathrm{N}=0$ : $\quad$ Most significant bit of the result is not set |
|  | C = 1: Carry occurred during operation |
|  | C = 0 : No Carry occurred during operation |
|  | $\mathrm{V}=1$ : $\quad$ Arithmetic Overflow occurred during operation |
|  | $\mathrm{V}=0$ : $\quad$ No Arithmetic Overflow occurred during operation |
|  | $\mathrm{Z}=1$ : $\quad$ Result equals zero |
|  | $\mathrm{Z}=0$ : $\quad$ Result does not equal zero |
|  | $\mathrm{E}=1: \quad \begin{aligned} & \text { Source operand represents the lowest negative number, either } 8000 \mathrm{~h} \text { for word data or } 80 \mathrm{~h} \\ & \text { for byte data. }\end{aligned}$ |
|  | $\mathrm{E}=0$ : Source operand does not represent the lowest negative number for the specified data type |
| "S" | The flag is set according to non-standard rules. Individual instruction pages or the ALU status flags description. |
| "-" | The flag is not affected by the operation |
| "0" | The flag is cleared by the operation. |
| "NOR" | The flag contains the logical NORing of the two specified bit operands. |
| "AND" | The flag contains the logical ANDing of the two specified bit operands. |
| "'OR" | The flag contains the logical ORing of the two specified bit operands. |
| "XOR" | The flag contains the logical XORing of the two specified bit operands. |
| "B" | The flag contains the original value of the specified bit operand. |
| " $\bar{B}$ | The flag contains the complemented value of the specified bit operand |

### 2.6.8 - Addressing modes

Specifies available combinations of addressing modes. The selected addressing mode combination is generally specified by the opcode of the corresponding instruction.
However, there are some arithmetic and logical instructions where the addressing mode combination is not specified by the (identical) opcodes but by particular bits within the operand field.
In the individual instruction description, the addressing mode is described in terms of mnemonic, format and number of bytes.

- Mnemonic gives an example of which operands the instruction will accept.
- Format specifies the format of the instruction as used in the assembler listing. Figure 3 shows the reference between the instruction format representation of the assembler and the corresponding internal organization of the instruction format ( $\mathrm{N}=$ nibble $=4$ bits). The following symbols are used to describe the instruction formats:

Table 26 : Instruction format symbols

| 00 ${ }_{\text {h }}$ through $\mathrm{FF}_{\mathrm{h}}$ | Instruction Opcodes |
| :---: | :---: |
| 0, 1 | Constant Values |
| :.... | Each of the 4 characters immediately following a colon represents a single bit |
| :..ii | 2-bit short GPR address (Rw $\mathrm{i}_{\text {}}$ ) |
| Ss | 8-bit code segment number (seg). |
| :..\#\# | 2-bit immediate constant (\#data ${ }_{2}$ ) |
| :.\#\#\# | 3-bit immediate constant (\#data ${ }_{3}$ ) |
| c | 4-bit condition code specification (cc) |
| n | 4-bit short GPR address ( $\mathrm{Rw} \mathrm{m}_{\mathrm{n}}$ or $R b_{n}$ ) |
| m | 4-bit short GPR address ( $\mathrm{Rw}_{\mathrm{m}}$ or $\mathrm{Rb}_{\mathrm{m}}$ ) |
| q | 4-bit position of the source bit within the word specified by QQ |
| Z | 4-bit position of the destination bit within the word specified by ZZ |
| \# | 4-bit immediate constant (\#data ${ }_{4}$ ) |
| QQ | 8-bit word address of the source bit (bitoff) |
| rr | 8-bit relative target address word offset (rel) |
| RR | 8-bit word address reg |
| ZZ | 8-bit word address of the destination bit (bitoff) |
| \#\# | 8-bit immediate constant (\#data ${ }_{8}$ ) |
| @@ | 8-bit immediate constant (\#mask ${ }_{8}$ ) |
| pp 0:00pp | 10-bit page address (\#pag10) |
| MM MM | 16-bit address (mem or caddr; low byte, high byte) |
| \#\# \#\# | 16-bit immediate constant (\#data ${ }_{16}$; low byte, high byte) |

Number of bytes Specifies the size of an instruction in bytes. All ST10 instructions are either 2 or 4 bytes. Instructions are classified as either single word or double word instructions (see Figure 3).

## 2.7-ATOMIC and EXTended instructions

ATOMIC, EXTR, EXTP, EXTS, EXTPR, EXTSR instructions disable standard and PEC interrupts and class A traps during a sequence of the following $1 \ldots 4$ instructions. The length of the sequence is determined by an operand (op1 or op2, depending on the instruction). The EXTended instructions also change the addressing mechanism during this sequence (see detailed instruction description).
The ATOMIC and EXTended instructions become active immediately, so no additional NOPs are required. All instructions requiring multiple cycles or hold states to be executed are regarded as one instruction in this sense. Any instruction type can
be used with the ATOMIC and EXTended instructions.
CAUTION: When a Class B trap interrupts an ATOMIC or EXTended sequence, this sequence is terminated, the interrupt lock is removed and the standard condition is restored, before the trap routine is executed! The remaining instructions of the terminated sequence that are executed after returning from the trap routine, will run under standard conditions!
CAUTION: When using the ATOMIC and EXTended instructions with other system control or branch instructions.
CAUTION: When using nested ATOMIC and EXTended instructions. There is ONE counter to control the length of this sort of sequence, i.e. issuing an ATOMIC or EXTended instruction within a sequence will reload the counter with value of the new instruction.

Figure 3 : Instruction format representation

| Representation in the Assembler Listing: <br> Internal Organization: | N2- <br> Low <br> MSB <br> N8 | te | $\overbrace{\text { \| }}^{\text {\| }}$ <br> word | 1 | $\underbrace{\text { N5 }}_{\text {w By }}$ | 2nd | $\underbrace{17}_{\text {Byt }}$ | nd |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | in | end | ord | SB |
|  |  | N7 | N6 | N5 | N4 | N3 | N2 | N1 |

## 2.8-Instruction descriptions

This section contains a detailed description of each instruction, listed in alphabetical order.

```
ADD Integer Addition
```

Syntax
Operation
Data Types

Integer Addition
ADD
(op1)
op1, op2
$<--(o p 1)+(o p 2)$

## Description

Performs a 2's complement binary addition of the source operand specified by op2 and the destination operand specified by op1. The sum is then stored in op1.

## Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

ADD $\quad R w_{n}, \quad R w_{m}$
ADD
ADD $\quad R w_{n},\left[R w_{i}+\right]$
ADD $\mathrm{Rw}_{\mathrm{n}}$, \#data $_{3}$
ADD reg, \#data 16
ADD reg, mem
ADD mem, reg

| Format | Bytes |
| :--- | :--- |
| 00 nm | 2 |
| $08 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| $08 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| $08 \mathrm{n}: 0 \# \# \#$ | 2 |
| 06 RR \#\# \#\# | 4 |
| 02 RR MM MM | 4 |
| 04 RR MM MM | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

| ADDB | Integer Addition |  |
| :--- | :--- | :--- |
| Syntax | ADDB | op1, op2 |
| Operation | $(o p 1)$ | $<--(o p 1)+(o p 2)$ |
| Data Types | BYTE |  |

## Description

Performs a 2's complement binary addition of the source operand specified by op2 and the destination operand specified by op1. The sum is then stored in op1.

Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| * | * | * | * | * |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

ADDB
ADDB
$\operatorname{ADDB} \quad R b_{n}, \quad\left[R w_{i}+\right]$
ADDB
ADDB reg, \#data ${ }_{16}$
ADDB reg, mem
ADDB

## Format

01 nm
$09 \mathrm{n}: 10 \mathrm{ii}$
$09 \mathrm{n}: 11 i \mathrm{i}$
09 n :0\#\#\#
07 RR \#\# \#\#
03 RR MM MM
05 RR MM MM

## Bytes

2
2
2
2
4
4
4

| ADDC | Integer Addition with Carry |  |
| :--- | :--- | :--- |
| Syntax | ADDC | op1, op2 |
| Operation | $(o p 1)$ | $<--(o p 1)+(o p 2)+(C)$ |
| Data Types | WORD |  |

## Description

Performs a 2's complement binary addition of the source operand specified by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

## Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | S | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero and previous Z flag was set. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

| ADDC | $R w_{n}, \quad R w_{m}$ |
| :--- | :--- |
| ADDC | $R w_{n}, \quad\left[R w_{i}\right]$ |
| ADDC | $R w_{n}, \quad\left[R w_{i}+\right]$ |
| ADDC | $R w_{n}, \quad$ \#data ${ }_{3}$ |
| ADDC | reg, \#data 16 |
| ADDC | reg, mem |
| ADDC | mem, reg |


| Format | Bytes |
| :--- | :---: |
| 10 nm | 2 |
| $18 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| $18 \mathrm{n}: 11 \mathrm{i}$ | 2 |
| $18 \mathrm{n}: 0 \# \# \#$ | 2 |
| $16 \mathrm{RR} \mathrm{\#} \mathrm{\#} \mathrm{\#} \mathrm{\#}$ | 4 |
| 12 RR MM MM | 4 |
| 14 RR MM MM | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

```
ADDCB Integer Addition with Carry
```

Syntax
Operation
Data Types

## Integer Addition with Carry

ADDCB op1, op2
(op1) <-- (op1) + (op2) + (C)
BYTE

## Description

Performs a 2's complement binary addition of the source operand specified by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | S | ${ }^{*}$ | $*$ | $*$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero and previous Z flag was set. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

ADDCB $\quad \mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$
ADDCB $\quad R b_{n},\left[R w_{i}\right]$
$\operatorname{ADDCB} \quad R b_{n}, \quad\left[R w_{i}+\right]$
$\operatorname{ADDCB} \quad \mathrm{Rb}_{\mathrm{n}}$, \#data $_{3}$
ADDCB reg, \#data ${ }_{16}$
ADDCB reg, mem
ADDCB mem, reg

| Format | Bytes |
| :--- | :---: |
| 11 nm | 2 |
| $19 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| $19 \mathrm{n}: 11 i \mathrm{i}$ | 2 |
| $19 \mathrm{n}: 0 \# \# \#$ | 2 |
| $17 \mathrm{RR} \# \#$ \#\# | 4 |
| 13 RR MM MM | 4 |
| 15 RR MM MM | 4 |


| AND | Logical AND |  |
| :--- | :--- | :--- |
| Syntax | AND | op1, op2 |
| Operation | $(o p 1)$ | $<--(o p 1) \wedge(o p 2)$ |
| Data Types | WORD |  |

## Description

Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | ${ }^{\prime}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :---: | :---: | :---: | :---: |
| AND | $R w_{n}, ~ R w_{m}$ | 60 nm | 2 |
| AND | $R w_{n}, \quad\left[R w_{i}\right]$ | $68 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| AND | $R w_{n},\left[R w_{i}+\right]$ | $68 \mathrm{n}: 11 \mathrm{i}$ | 2 |
| AND | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{3}$ | 68 n :0\#\#\# | 2 |
| AND | reg, \#data ${ }_{16}$ | 66 RR \#\# \#\# | 4 |
| AND | reg, mem | 62 RR MM MM | 4 |
| AND | mem, reg | 64 RR MM MM | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

## ANDB

Syntax
Operation
Data Types

## Logical AND

## Description

Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | $*$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

ANDB $\quad \mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$
ANDB
ANDB
ANDB
ANDB
ANDB
ANDB
$R b_{n}, \quad\left[R w_{i}\right]$
$R b_{n}, \quad\left[R w_{i}+\right]$
$\mathrm{Rb}_{\mathrm{n}}$, \#data $_{3}$
reg, \#data ${ }_{16}$
reg, mem
mem, reg

| Format | Bytes |
| :--- | :--- |
| 61 nm | 2 |
| $69 \mathrm{n}: 10 i i$ | 2 |
| $69 \mathrm{n}: 11 i i$ | 2 |
| $69 \mathrm{n}: 0 \# \# \#$ | 2 |
| $67 \mathrm{RR} \mathrm{\#} \mathrm{\#} \mathrm{\#} \mathrm{\#}$ | 4 |
| 63 RR MM MM | 4 |
| 65 RR MM MM | 4 |

```
ASHR
Syntax
Operation
```

```
Data Types
```


## Arithmetic Shift Right

## Syntax <br> Operation

## Description

Arithmetically shifts the destination word operand op1 right by as many times as specified in the source operand op2. To preserve the sign of the original operand op1, the most significant bits of the result are filled with zeros if the original most significant bit was a 0 or with ones if the original most significant bit was a 1. The Overflow flag is used as a Rounding flag. The least significant bit is shifted into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | S | S | ${ }^{*}$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Set if in any cycle of the shift operation a 1 is shifted out of the carry flag. Cleared for a shift count of zero.
C The carry flag is set according to the last least significant bit shifted out of op1. Cleared for a shift count of zero.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :--- |
| ASHR | $R w_{n}, \quad R w_{m}$ | AC nm | 2 |
| ASHR | $R w_{\mathrm{n}}, \quad \# d a t a_{4}$ | $B C \# n$ | 2 |

## ST10 FAMILY PROGRAMMING MANUAL

```
ATOMIC Begin ATOMIC Sequence
Syntax
Operation
```


## Begin ATOMIC Sequence

```
ATOMIC op1
```

ATOMIC op1
(count) <-- (op1) [1 \leq op1 \leq 4]
(count) <-- (op1) [1 \leq op1 \leq 4]
Disable interrupts and Class A traps
Disable interrupts and Class A traps
DO WHILE ((count) \not= 0 AND Class_B_trap_condition \#= TRUE)
DO WHILE ((count) \not= 0 AND Class_B_trap_condition \#= TRUE)
Next Instruction
Next Instruction
(count) <-- (count) - 1
(count) <-- (count) - 1
END WHILE
END WHILE
(count) = 0
(count) = 0
Enable interrupts and traps

```
Enable interrupts and traps
```


## Description

Causes standard and PEC interrupts and class A hardware traps to be disabled for a specified number of instructions. The ATOMIC instruction becomes immediately active so that no additional NOPs are required.
Depending on the value of op1, the period of validity of the ATOMIC sequence extends over the sequence of the next 1 to 4 instructions being executed after the ATOMIC instruction. All instructions requiring multiple cycles or hold states to be executed are regarded as one instruction in this sense. Any instruction type can be used with the ATOMIC instruction.

Note: The ATOMIC instruction must be used carefully (see Section 2.7 - ATOMIC and EXTended instructions on page 38).

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |


| E | Not affected |
| :--- | :--- |
| $Z$ | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

## Mnemonic

ATOMIC

## Format

D1 00\#\#:0

## Bytes

2

| BAND | Bit Logical AND |  |
| :--- | :--- | :--- |
| Syntax | BAND |  |
| Operation | $(o p 1)$ | $<-\quad(o p 1) \wedge \quad(o p 2)$ |
| Data Types | BIT |  |

## Description

Performs a single bit logical AND of the source bit specified by op2 and the destination bit specified by op1. The result is then stored in op1.

Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
$V \quad$ Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.

## Addressing Modes

## Mnemonic

BAND bitaddr ${ }_{z . z}$, bitaddre.q

Format
Bytes
6A QQ ZZ qz
4

## ST10 FAMILY PROGRAMMING MANUAL

| BCLR | Bit Clear |  |
| :--- | :--- | :--- |
| Syntax | BCLR | op1 |
| Operation | (op1) | $<--0$ |
| Data Types | BIT |  |

## Description

Clears the bit specified by op1. This instruction is primarily used for peripheral and system control.

## Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |

E Always cleared.
Z Contains the logical negation of the previous state of the specified bit.
$V \quad$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Contains the previous state of the specified bit.

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| $B C L R$ | bitaddr $_{Q . q}$ | qE QQ | 2 |


| BCMP | Bit to Bit Compare |  |
| :--- | :--- | ---: |
| Syntax | BCMP | op1, op2 |
| Operation | (op1) | $<-->$ (op2) |
| Data Types | BIT |  |

## Description

Performs a single bit comparison of the source bit specified by operand op1 to the source bit specified by operand op2. No result is written by this instruction. Only the flags are updated.

Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :---: | :---: | :---: | :---: |
| BCMP | $\mathrm{bitaddr}_{\text {z.z }}, \mathrm{bitaddr}_{Q . q}$ | 2A QQ ZZ qz | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

```
BFLDH Bit Field High Byte
```


## Syntax

Operation

Data Types

```
Bit Field High Byte
```

```
BFLDH op1, op2, op3
```

BFLDH op1, op2, op3
(tmp) <-- (op1)
(tmp) <-- (op1)
(high byte (tmp)) <-- ((high byte (tmp) ^ \negop2) v op3)
(high byte (tmp)) <-- ((high byte (tmp) ^ \negop2) v op3)
(op1) <-- (tmp)

```
    (op1) <-- (tmp)
```


## Description

Replaces those bits in the high byte of the destination word operand op1 which are selected by an '1' in the AND mask op2 with the bits at the corresponding positions in the OR mask specified by op3.

Note: Bits which are masked off by a '0' in the AND mask op2 may be unintentionally altered if the corresponding bit in the OR mask op3 contains a ' 1 '.

Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | 0 | 0 | ${ }^{*}$ |


| E | Always cleared. |
| :--- | :--- |
| Z | Set if the word result equals zero. Cleared otherwise. |
| V | Always cleared. |
| C | Always cleared. |
| N | Set if the most significant bit of the word result is set. Cleared otherwise. |

## Addressing Modes

## Mnemonic

BFLDH bitoff $\mathrm{E}_{\mathrm{Q}}$, \#mask $_{8}$, \#data8

## Format

1A QQ \#\# @@

## Bytes

4

```
BFLDL Bit Field Low Byte
Syntax BFLDL op1, op2, op3
Operation (tmp) <-- (op1)
    (low byte (tmp)) <-- ((low byte (tmp) ^ ᄀop2) v op3)
    (op1) <-- (tmp)
Data Types
WORD
```


## Description

Replaces those bits in the low byte of the destination word operand op1 which are selected by an ' 1 ' in the AND mask op2 with the bits at the corresponding positions in the OR mask specified by op3.

Note: Bits which are masked off by a ' 0 ' in the AND mask op2 may be unintentionally altered if the corresponding bit in the OR mask op3 contains a ' 1 '.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ${ }^{*}$ | 0 | 0 | ${ }^{*}$ |


| E | Always cleared. |
| :--- | :--- |
| Z | Set if the word result equals zero. Cleared otherwise. |
| V | Always cleared. |
| C | Always cleared. |
| N | Set if the most significant bit of the word result is set. Cleared otherwise. |

## Addressing Modes

## Mnemonic

BFLDL bitoffe, \#mask8, \#data8

## Format

0A QQ @@\#\#

## Bytes

4

## ST10 FAMILY PROGRAMMING MANUAL

| BMOV | Bit to Bit Move |  |
| :--- | :--- | ---: |
| Syntax | BMOV | op1, op2 |
| Operation | (op1) | $<--\quad$ (op2) |
| Data Types | BIT |  |

## Description

Moves a single bit from the source operand specified by op2 into the destination operand specified by op1. The source bit is examined and the flags are updated accordingly.

Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |


| E | Always cleared. |
| :--- | :--- |
| Z | Contains the logical negation of the previous state of the source bit. |
| V | Always cleared. |
| C | Always cleared. |
| N | Contains the previous state of the source bit. |

## Addressing Modes

## Mnemonic

BMOV bitaddr $Z_{Z . z}$ bitaddr ${ }_{Q . q}$

Format
4A QQ ZZ qz

Bytes
4

| BMOVN | Bit to Bit Move \& Negate |  |
| :--- | :--- | :---: |
| Syntax | BMOVN | op1, op2 |
| Operation | $(o p 1)$ | $<--\neg(o p 2)$ |
| Data Types | BIT |  |

## Description

Moves the complement of a single bit from the source operand specified by op2 into the destination operand specified by op1. The source bit is examined and the flags are updated accordingly.

## Flags

| E | V | C | N |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |

E Always cleared.
Z Contains the logical negation of the previous state of the source bit.
$V \quad$ Always cleared.
C Always cleared.
N Contains the previous state of the source bit.

## Addressing Modes

## Mnemonic

BMOVN bitaddr ${ }_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$

Format
3A QQ ZZ qz

## Bytes

4

## ST10 FAMILY PROGRAMMING MANUAL

```
BOR Bit Logical OR
Syntax
Operation
Data Types
    BOR op1, op2
    (op1) <-- (op1) v (op2)
```

BOR
(op1)
BIT

## Description

Performs a single bit logical OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The ORed result is then stored in op1.

Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
$\mathrm{N} \quad$ Contains the logical XOR of the two specified bits.

## Addressing Modes

## Mnemonic

BOR bitaddr ${ }_{Z . z}$, bitaddre.q

## Format

5A QQ ZZ qz

Bytes
4

| BSET | Bit Set |  |
| :--- | :--- | :---: |
| Syntax | BSET | op1 |
| Operation | (op1) | $<--1$ |
| Data Types | BIT |  |

## Description

Sets the bit specified by op1. This instruction is primarily used for peripheral and system control.

## Flags

| E | Z | V | C |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\bar{B}$ | 0 | 0 | B |

E Always cleared.

Z Contains the logical negation of the previous state of the specified bit.
$V \quad$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Contains the previous state of the specified bit.

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| $B S E T$ | bitaddr $_{Q . q}$ | qF QQ | 2 |

## ST10 FAMILY PROGRAMMING MANUAL

## BXOR Bit Logical XOR

## Syntax

Operation
Data Types

BXOR
(op1)
BIT

## Description

Performs a single bit logical EXCLUSIVE OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The XORed result is then stored in op1.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
$V \quad$ Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.

## Addressing Modes

## Mnemonic

BXOR bitaddr ${ }_{z . z}$, bitaddre.q

Format
7A QQ ZZ qz

## Bytes

4

CALLA
Syntax
Operation

Call Subroutine Absolute

```
CALLA op1, op2
IF (op1) THEN
    (SP) <-- (SP) - 2
    ((SP)) <-- (IP)
    (IP) <-- op2
ELSE
    next instruction
END IF
```


## Description

If the condition specified by op1 is met, a branch to the absolute memory location specified by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.

## Condition Codes

See condition code Table 24 - page 35.
Flags


## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :---: | :---: | :---: |
| CALLA | $C C$, caddr | CA CO MM MM | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

CALLI
Syntax
Operation

Call Subroutine Indirect

```
CALLI op1, op2
IF (op1) THEN
    (SP) <-- (SP) - 2
    ((SP)) <-- (IP)
    (IP) <-- (op2)
ELSE
next instruction
END IF
```


## Description

If the condition specified by op1 is met, a branch to the location specified indirectly by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.

## Condition Codes

See condition code Table 24 - page 35.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |


| E | Not affected |
| :--- | :--- |
| $Z$ | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

## Mnemonic

CALLI $\quad \mathrm{CC},\left[R w_{n}\right]$

## Format

Bytes
AB cn
2

| CALLR | Call Subroutine Relative |  |
| :--- | :--- | :--- |
| Syntax | CALLR | op1 |
| Operation | $(S P)$ | $<--(S P)-2$ |
|  | $((S P))$ | $<--$ (IP) |
|  | $(I P)$ | $<--(I P)+$ sign_extend (op1) |

## Description

A branch is taken to the location specified by the instruction pointer, IP, plus the relative displacement, op1. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. The value of the IP used in the target address calculation is the address of the instruction following the CALLR instruction.

## Condition Codes

See condition code Table 24 - page 35.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |


| E | Not affected |
| :--- | :--- |
| Z | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :--- |
| CALLR | rel | BB rr | 2 |

## ST10 FAMILY PROGRAMMING MANUAL

CALLS

## Syntax

Operation

Call Inter-Segment Subroutine

| CALLS | op1, op2 |
| :---: | :---: |
| (SP) | <-- (SP) - 2 |
| ( (SP) ) | <-- (CSP) |
| (SP) | <-- (SP) - 2 |
| ( (SP) ) | <-- (IP) |
| (CSP) | <-- op1 |
| (IP) | <-- op2 |

## Description

A branch is taken to the absolute location specified by op2 within the segment specified by op1. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address to the calling routine. The previous value of the CSP is also placed on the system stack to insure correct return to the calling segment.

## Condition Codes

See condition code Table 24 - page 35.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |


| E | Not affected |
| :--- | :--- |
| $Z$ | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| CALLS | seg, caddr | DA ss MM MM | 4 |


| CMP | Integer Compare |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | CMP | op1, op2 |  |
| Operation | (op1) | $<-->$ | (op2) |
| Data Types | WORD |  |  |

## Description

The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. The flags are set according to the rules of subtraction. The operands remain unchanged.

## Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

| CMP | $R w_{n}$, | $R w_{m}$ |
| :--- | :--- | :--- |
| CMP | $R w_{n}$, | $\left[R w_{i}\right]$ |
| CMP | $R w_{n}$, | $\left[R w_{i}+\right]$ |
| CMP | $R w_{n}$, | $\#$ data $a_{3}$ |
| CMP | reg, \#data |  |
| CMP | reg, mem |  |

## Format

40 nm
$48 \mathrm{n}: 10 \mathrm{ii}$
$48 \mathrm{n}: 11 i \mathrm{i}$
48 n :0\#\#\#
46 RR \#\# \#\#
42 RR MM MM

## Bytes

2
2
2
2
4
4

## ST10 FAMILY PROGRAMMING MANUAL

```
CMPB
Syntax
Operation
Data Types
```


## Integer Compare

```
CMPB op1, op2
(op1) <--> (op2)
Data Types
```


## Description

The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. The flags are set according to the rules of subtraction. The operands remain unchanged

## Flag

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

CMPB
CMPB
CMPB
CMPB $\quad \mathrm{Rb}_{\mathrm{n}}$, \#data ${ }_{3}$
CMPB reg, \#data ${ }_{16}$
CMPB reg, mem

## Format

41 nm
$49 \mathrm{n}: 10 i \mathrm{i}$
$49 \mathrm{n}: 11 \mathrm{i}$
49 n :0\#\#\#
47 RR \#\# \#\#
43 RR MM MM

## Bytes

2
2
2
2
4
4

CMPD1
Syntax
Operation

Data Types

Integer Compare \& Decrement by 1
CMPD1 op1, op2
(op1) <--> (op2)
(op1) <-- (op1) - 1

## Description

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{\prime}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

CMPD1 $\quad \mathrm{Rw}_{\mathrm{n}}$, \#data $_{4}$
CMPD1 $\quad \mathrm{Rw}_{\mathrm{n}}$, \#data $\mathrm{I}_{16}$
CMPD1 $\quad R w_{n}$, mem

## Format

A0 \#n
A6 Fn \#\# \#\#
A2 Fn MM MM

## Bytes

2
4
4

## ST10 FAMILY PROGRAMMING MANUAL

CMPD2
Syntax
Operation

Data Types

Integer Compare \& Decrement by 2
CMPD2 op1, op2
(op1) <--> (op2)
(op1) <-- (op1) - 2

## Description

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

CMPD2 $\quad \mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$
CMPD2 $\quad \mathrm{Rw}_{\mathrm{n}}$, \#data $\mathrm{I}_{16}$
CMPD2 $\quad \mathrm{Rw}_{\mathrm{n}}$, mem

| Format | Bytes |
| :--- | :--- |
| B0 \#n | 2 |
| B6 Fn \#\# \#\# | 4 |
| B2 Fn MM MM | 4 |

## CMPI1

Syntax
Operation

Data Types

Integer Compare \& Increment by 1
CMPI1 op1, op2
(op1) <--> (op2)
(op1) <-- (op1) + 1

## Description

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{2}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

CMP I 1
CMP I1
CMP I1

$$
\begin{aligned}
& \mathrm{Rw}_{\mathrm{n}}, \quad \text { \#data } 4 \\
& R \mathrm{w}_{\mathrm{n}}, \text { \#data }{ }_{16} \\
& R \mathrm{w}_{\mathrm{n}}, \text { mem }
\end{aligned}
$$

| Format | Bytes |
| :--- | :--- |
| 80 \#n | 2 |
| $86 \mathrm{Fn} \mathrm{\#} \mathrm{\#} \mathrm{\#} \mathrm{\#}$ | 4 |
| 82 Fn MM MM | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

## CMP I2

Syntax
Operation

Data Types

Integer Compare \& Increment by 2
CMPI2 op1, op2
(op1) <--> (op2)
(op1) <-- (op1) + 2

## Description

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{\prime}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$\checkmark \quad$ Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

CMP I2
CMP I2
CMP I 2

$$
\begin{aligned}
& \mathrm{Rw}_{\mathrm{n}}, \quad \text { \#data } 4 \\
& \mathrm{Rw}_{\mathrm{n}}, \text { \#data }{ }_{16} \\
& R \mathrm{w}_{\mathrm{n}}, \text { mem }
\end{aligned}
$$

| CPL | Integer One's Complement |  |
| :--- | :--- | :---: |
| Syntax | CPL | op1 |
| Operation | $(o p 1)$ | $<--\neg(o p 1)$ |
| Data Types | WORD |  |

## Description

Performs a 1's complement of the source operand specified by op1. The result is stored back into op1.

## Flags

| $\mathbf{Z}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | 0 | $*$ |

E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| CPL | $\mathrm{Rw}_{\mathrm{n}}$ | 91 no | 2 |

## ST10 FAMILY PROGRAMMING MANUAL

| CPLB | Integer One's Complement |  |
| :--- | :--- | :---: |
| Syntax | CPL | op1 |
| Operation | (op1) | $<--\neg(o p 1)$ |
| Data Types | BYTE |  |

## Description

Performs a 1's complement of the source operand specified by op1. The result is stored back into op1.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | 0 | $*$ |

E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| CPLB | $\mathrm{Rb}_{\mathrm{n}}$ | B 1 no | 2 |


| DISWDT | Disable Watchdog Timer |
| :--- | :--- |
| Syntax | DISWDT |
| Operation | Disable the watchdog timer |

## Description

This instruction disables the watchdog timer. The watchdog timer is enabled by a reset. The DISWDT instruction allows the watchdog timer to be disabled for applications which do not require a watchdog function. Following a reset, this instruction can be executed at any time until either a Service Watchdog Timer instruction (SRVWDT) or an End of Initialization instruction (EINIT) are executed. Once one of these instructions has been executed, the DISWDT instruction will have no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |


| E | Not affected |
| :--- | :--- |
| $Z$ | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

## Mnemonic

DISWDT

Format
A5 5A A5 A5

## Bytes

4

## ST10 FAMILY PROGRAMMING MANUAL

| DIV | 16-by-16 | Signed Division |
| :--- | :--- | :---: |
| Syntax | DIV | op1 |
| Operation | (MDL) | $<--$ (MDL) / (op1) |
|  | (MDH) | $<--(M D L) \bmod$ (op1) |
| Data Types | WORD |  |
| Description |  |  |

Performs a signed 16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | S | 0 | ${ }^{*}$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

## DIV $\quad \mathrm{Rw}_{\mathrm{n}}$

## Format

4B nn

## Bytes

2

DIVL 32-by-16 Signed Division

## Syntax

Operation

Data Types

```
DIVL op1
(MDL) <-- (MD) / (op1)
    (MDH) <-- (MD) mod (op1)
```


## Description

Performs an extended signed 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | S | 0 | ${ }^{*}$ |

## E Always cleared.

Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

## Format

## Bytes

## DIVL <br> $R w_{n}$

6B nn
2

## ST10 FAMILY PROGRAMMING MANUAL

DIVLU 32-by-16 Unsigned Division

## Syntax

Operation

Data Types

| DIVLU | op1 |  |
| :--- | :--- | :--- |
| (MDL) | $<--($ MD $) /(o p 1)$ |  |
| (MDH) | $<--$ | (MD) $\bmod (o p 1)$ |

## Description

Performs an extended unsigned 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The unsigned quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | S | 0 | ${ }^{*}$ |

E Always cleared.

Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

DIVLU $\quad R w_{n}$

Format
7B nn

## Bytes

2
DIVU 16-by-16 Unsigned Division

| Syntax | DIVU | op1 |
| :--- | :---: | :---: |
| Operation | $($ MDL $)$ | $<--(M D L) /(o p 1)$ |
|  | $(M D H)$ | $<--(M D L) \bmod (o p 1)$ |
| Data Types | WORD |  |

## Description

Performs an unsigned 16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

## Flags

| E | Z | V |  | C |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ${ }^{*}$ | S | 0 | ${ }^{*}$ |

## E Always cleared.

Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

DIVU $\quad R w_{n}$

## Format

5B nn

## Bytes

2

## ST10 FAMILY PROGRAMMING MANUAL

```
EINIT End of Initialization
Syntax
Operation
```

EINIT
End of Initialization

## Description

This instruction is used to signal the end of the initialization portion of a program. After a reset, the reset output pin RSTOUT is pulled low. It remains low until the EINIT instruction has been executed at which time it goes high. This enables the program to signal the external circuitry that it has successfully initialized the microcontroller. After the EINIT instruction has been executed, execution of the Disable Watchdog Timer instruction (DISWDT) has no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

## Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - |


| E | Not affected |
| :--- | :--- |
| Z | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

Mnemonic Format Bytes

EINIT B5 4A B5 B5 4

```
EXTP Begin EXTended Page Sequence
Syntax
Operation
```

```
EXTP op1, op2
```

EXTP op1, op2
(count) <-- (op2) [1 \leq op2 \leq 4]
(count) <-- (op2) [1 \leq op2 \leq 4]
Disable interrupts and Class A traps
Disable interrupts and Class A traps
Data_Page = (op1)
Data_Page = (op1)
DO WHILE ((count) f O AND Class_B_trap_condition f= TRUE)
DO WHILE ((count) f O AND Class_B_trap_condition f= TRUE)
Next Instruction
Next Instruction
(count) <-- (count) - 1
(count) <-- (count) - 1
END WHILE
END WHILE
(count) = 0
(count) = 0
Data_Page = (DPPx)
Data_Page = (DPPx)
Enable interrupts and traps

```
Enable interrupts and traps
```


## Description

Overrides the standard DPP addressing scheme of the long and indirect addressing modes for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTP instruction becomes immediately active such that no additional NOPs are required.
For any long ('mem') or indirect ([...]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not determined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits A13-A0) is derived from the long or indirect address as usual.The value of op2 defines the length of the effected instruction sequence.
Note: The EXTP instruction must be used carefully (see Section 2.7-ATOMIC and EXTended instructions on page 38).

## Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - |

E Not affected
Z Not affected
$V \quad$ Not affected
C Not affected
$N \quad$ Not affected

## Addressing Modes

## Mnemonic

```
EXTP Rwm, #data 
EXTP #pag, #data
```


## Format

## Bytes

DC 01\#\#:m 2
D7 01\#\#:0 pp 0:00pp

## ST10 FAMILY PROGRAMMING MANUAL

```
EXTPR Begin EXTended Page & Register Sequence
Syntax
Operation
```

```
EXTPR op1, op2
```

EXTPR op1, op2
(count) <-- (op2) [1 \leq op2 \leq 4]
(count) <-- (op2) [1 \leq op2 \leq 4]
Disable interrupts and Class A traps
Disable interrupts and Class A traps
Data_Page = (op1) AND SFR_range = Extended
Data_Page = (op1) AND SFR_range = Extended
DO WHILE ((count) \not= O AND Class_B_trap_condition \not= TRUE)
DO WHILE ((count) \not= O AND Class_B_trap_condition \not= TRUE)
Next Instruction
Next Instruction
(count) <-- (count) - 1
(count) <-- (count) - 1
END WHILE
END WHILE
(count) = 0
(count) = 0
Data_Page = (DPPx) AND SFR_range = Standard
Data_Page = (DPPx) AND SFR_range = Standard
Enable interrupts and traps

```
Enable interrupts and traps
```


## Description

Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. For any long ('mem') or indirect ([...]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not determined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits A13-A0) is derived from the long or indirect address as usual. The value of op2 defines the length of the effected instruction sequence.
Note: The EXTPR instruction must be used carefully (see Section 2.7-ATOMIC and EXTended instructions on page 38).

Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - |

E Not affected
Z Not affected
$\checkmark \quad$ Not affected
C Not affected
$N \quad$ Not affected

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :--- |
| EXTPR | Rwm, \#data | DC 11\#\#:m | 2 |
| EXTPR | \#pag, \#data | D7 11\#\#:0 pp 0:00pp | 4 |

```
EXTR Begin EXTended Register Sequence
Syntax
Operation
```

```
EXTR op1
```

EXTR op1
(count) <-- (op1) [1 \leq op1 \leq 4]
(count) <-- (op1) [1 \leq op1 \leq 4]
Disable interrupts and Class A traps
Disable interrupts and Class A traps
SFR_range = Extended
SFR_range = Extended
DO WHILE ((count) f O AND Class_B_trap_condition f= TRUE)
DO WHILE ((count) f O AND Class_B_trap_condition f= TRUE)
Next Instruction
Next Instruction
(count) <-- (count) - 1
(count) <-- (count) - 1
END WHILE
END WHILE
(count) = 0
(count) = 0
SFR_range = Standard
SFR_range = Standard
Enable interrupts and traps

```
Enable interrupts and traps
```


## Description

Causes all SFR or SFR bit accesses via the "reg", "bitoff" or "bitaddr" addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked.
The value of op1 defines the length of the effected instruction sequence.
Note: The EXTR instruction must be used carefully (see Section 2.7 - ATOMIC and EXTended instructions on page 38).

## Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - |

E Not affected

Z Not affected
$\checkmark \quad$ Not affected
C Not affected
$\mathrm{N} \quad$ Not affected

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| EXTR | \#data $_{2}$ | D1 $10 \# \#: 0$ | 2 |

## ST10 FAMILY PROGRAMMING MANUAL

```
EXTS Begin EXTended Segment Sequence
Syntax
Operation
Begin EXTended Segment Sequence
```

```
EXTS op1, op2
```

EXTS op1, op2
(count) <-- (op2) [1 \leq op2 \leq 4]
(count) <-- (op2) [1 \leq op2 \leq 4]
Disable interrupts and Class A traps
Disable interrupts and Class A traps
Data_Segment = (op1)
Data_Segment = (op1)
DO WHILE ((count) \not= 0 AND Class_B_trap_condition \# TRUE)
DO WHILE ((count) \not= 0 AND Class_B_trap_condition \# TRUE)
Next Instruction
Next Instruction
(count) <-- (count) - 1
(count) <-- (count) - 1
END WHILE
END WHILE
(count) = 0
(count) = 0
Data_Page = (DPPx)
Data_Page = (DPPx)
Enable interrupts and traps

```
Enable interrupts and traps
```


## Description

Overrides the standard DPP addressing scheme of the long and indirect addressing modes for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTS instruction becomes immediately active such that no additional NOPs are required.
For any long ('mem') or indirect ([...]) address in an EXTS instruction sequence, the value of op1 determines the 8 -bit segment (address bits A23-A16) valid for the corresponding data access. The long or indirect address itself represents the 16-bit segment offset (address bits A15-A0).
The value of op2 defines the length of the effected instruction sequence.
Note: The EXTS instruction must be used carefully (see Section 2.7-ATOMIC and EXTended instructions on page 38).

## Flags

| $\mathbf{Z}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |

E Not affected
Z Not affected
$V \quad$ Not affected
C Not affected
$N \quad$ Not affected

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :--- |
| EXTS | Rwm, \#data | DC 00\#\#:m | 2 |
| EXTS | \#seg, \#data $_{2}$ | D7 00\#\#:0 ss 00 | 4 |

EXTSR
Syntax
Operation

Begin EXTended Segment \& Register Sequence

```
EXTSR op1, op2
(count) <-- (op2) [1 \leq op2 \leq 4]
Disable interrupts and Class A traps
Data_Segment = (op1) AND SFR_range = Extended
DO WHILE ((count) \not= O AND Class_B_trap_condition \not= TRUE)
Next Instruction
(count) <-- (count) - 1
END WHILE
(count) = 0
Data_Page = (DPPx) AND SFR_range = Standard
Enable interrupts and traps
```


## Description

Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTSR instruction becomes immediately active such that no additional NOPs are required. For any long ('mem') or indirect ([...]) address in an EXTSR instruction sequence, the value of op1 determines the 8-bit segment (address bits A23-A16) valid for the corresponding data access. The long or indirect address itself represents the 16 -bit segment offset (address bits A15-A0). The value of op2 defines the length of the effected instruction sequence.
Note: The EXTSR instruction must be used carefully (see Section 2.7-ATOMIC and EXTended instructions on page 38).

Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - |


| E | Not affected |
| :--- | :--- |
| $Z$ | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| EXTSR | Rwm, \#data | DC $10 \# \#: m$ | 2 |
| EXTSR | \#seg, \#data | D7 10\#\#:0 ss 00 | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

```
IDLE Enter Idle Mode
Syntax IDLE
Operation
```

Enter Idle Mode
IDLE
Enter Idle Mode

## Description

This instruction causes the part to enter the idle mode. In this mode, the CPU is powered down while the peripherals remain running. It remains powered down until a peripheral interrupt or external interrupt occurs. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |


| E | Not affected |
| :--- | :--- |
| $Z$ | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

| Mnemonic | Format | Bytes |
| :--- | :--- | :--- |
| IDLE | 87788787 | 4 |

JB

## Syntax

Operation
Relative Jump if Bit Set
JB op1, op2
IF (op1) $=1$ THEN
(IP) <-- (IP) + sign_extend (op2)
ELSE
Next Instruction
END IF
Data Types

## Description

If the bit specified by op1 is set, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JB instruction. If the specified bit is clear, the instruction following the JB instruction is executed.

Flags
E
Z
V
C
N


| E | Not affected |
| :--- | :--- |
| Z | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

## Mnemonic

JB
bitaddre.q, rel

Format
$8 A$ QQ rr q0

Bytes
4

## ST10 FAMILY PROGRAMMING MANUAL

```
JBC Relative Jump if Bit Set & Clear Bit
Syntax
Operation
Data Types
```

Relative Jump if Bit Set \& Clear Bit
JBC
op1, op2
IF (op1) = 1 THEN
(op1) $=0$
(IP) <-- (IP) + sign_extend (op2)
ELSE
Next Instruction
END IF
BIT

## Description

If the bit specified by op1 is set, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is cleared, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JBC instruction. If the specified bit was clear, the instruction following the JBC instruction is executed.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |

E Always cleared
Z Contains logical negation of the previous state of the specified bit.
$V$ Always cleared
C Always cleared
$\mathrm{N} \quad$ Contains the previous state of the specified bit.

## Addressing Modes

## Mnemonic

JBC
bitaddre.q' rel

## Format

AA QQ rr q0

## Bytes

4

JMPA

## Syntax

Operation

```
Absolute Conditional Jump
JMPA op1, op2
IF (op1) = 1 THEN
    (IP) <-- op2
ELSE
    Next Instruction
END IF
```


## Description

If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPA instruction is executed normally.

## Condition Codes

See Condition code Table 24 - page 35.
Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |

E $\quad$ Not affected

Z Not affected
$V \quad$ Not affected
C Not affected
$\mathrm{N} \quad$ Not affected

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| JMPA | CC, caddr | EA CO MM MM | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

## JMP I

Syntax
Operation

```
Indirect Conditional Jump
JMPI op1, op2
IF (op1) = 1 THEN
    (IP) <-- (op2)
ELSE
    Next Instruction
END IF
```


## Description

If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPI instruction is executed normally.

## Condition Codes

See Condition code Table 24 - page 35.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |

E Not affected

Z Not affected
$V$ Not affected
C Not affected
$\mathrm{N} \quad$ Not affected

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| JMPI | $\mathrm{CC},\left[\mathrm{Rw}_{\mathrm{n}}\right]$ | 9 C cn | 2 |

```
JMPR Relative Conditional Jump
Syntax JMPR op1, op2
Operation
```

```
IF (op1) = 1 THEN
```

IF (op1) = 1 THEN
(IP) <-- (IP) + sign_extend (op2)
(IP) <-- (IP) + sign_extend (op2)
ELSE
ELSE
Next Instruction
Next Instruction
END IF

```
END IF
```


## Description

If the condition specified by op1 is met, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JMPR instruction. If the specified condition is not met, program execution continues normally with the instruction following the JMPR instruction.

## Condition Codes

See condition code Table 24 - page 35.
Flags
E
Z
V
C
N
$\square$

| E | Not affected |
| :--- | :--- |
| $Z$ | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

## Mnemonic

## Format

Bytes
JMPR cc, rel
cD rr
2

## ST10 FAMILY PROGRAMMING MANUAL

| JMPS | Absolute | Inter-Segment Jump |
| :--- | :--- | :---: |
| Syntax | JMPS | op1, op2 |
| Operation | (CSP) | $<--$ op1 |
|  | (IP) | $<--$ op2 |

## Description

Branches unconditionally to the absolute address specified by op2 within the segment specified by op1.

## Flags

|  |  | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - |
| E | Not affected |  |  |  |  |
| Z | Not affected |  |  |  |  |
| V | Not affected |  |  |  |  |
| C | Not affected |  |  |  |  |
| N | Not affected |  |  |  |  |

Addressing Modes
Mnemonic Format Bytes
JMPS seg, caddr FA SS MM MM 4

## JNB

## Syntax

Operation

## Relative Jump if Bit Clear

## Data Types

```
JNB op1, op2
IF (op1) = 0 THEN
                            (IP) <-- (IP) + sign_extend (op2)
ELSE
                                    Next Instruction
END IF
```

JNB
op1, op2

```
IF (op1) = 0 THEN
(IP) <-- (IP) + sign_extend (op2)
ELSE
Next Instruction
END IF
```

BIT

## Description

If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNB instruction. If the specified bit is set, the instruction following the JNB instruction is executed.

Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |

E $\quad$ Not affected

Z Not affected
$V$ Not affected
C Not affected
$N \quad$ Not affected

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| JNB | bitaddr $_{\text {Q }}, q^{\prime}$ rel | 9A Q rr q0 | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

```
JNBS Relative Jump if Bit Clear & Set Bit
Syntax
Operation
Data Types
```

Relative Jump if Bit Clear \& Set Bit
JNBS op1, op2
IF (op1) = 0 THEN
$(o p 1)=1$
(IP) <-- (IP) + sign_extend (op2)
ELSE
Next Instruction
END IF
BIT

## Description

If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is set, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNBS instruction. If the specified bit was set, the instruction following the JNBS instruction is executed.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |

E Always cleared.
Z Contains logical negation of the previous state of the specified bit.
$V$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Contains the previous state of the specified bit.

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| JNBS | bitaddr $_{\text {Q.q }}$, rel | BA QQ rr q0 | 4 |

```
MOV Move Data
Syntax MOV op1,op2
Operation (op1) <-- (op2)
Data Types
\begin{tabular}{ll} 
MOV & op1, op2 \\
(op1) & \(<--\quad\) (op2)
\end{tabular}
WORD
```


## Description

Moves the contents of the source operand specified by op2 to the location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.

Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | - | - | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

MOV
MOV $\quad \mathrm{Rw}_{\mathrm{n}}$, \#data $_{4}$
MOV reg, \#data ${ }_{16}$
MOV
MOV
MOV
MOV
MOV
MOV
MOV
MOV
MOV
MOV
MOV
MOV
MOV

$$
R w_{n}, \quad R w_{m}
$$

$$
\text { reg, \#data } 16
$$

$$
R \mathrm{w}_{\mathrm{n}}, \quad\left[\mathrm{Rw}_{\mathrm{m}}\right]
$$

$$
R w_{n}, \quad\left[R w_{m}+\right]
$$

$$
\left[R w_{m}\right], \quad R w_{n}
$$

$$
\left[-R w_{m}\right], \quad R w_{n}
$$

$$
\left[R w_{n}\right], \quad\left[R w_{m}\right]
$$

$$
\left[R w_{n}+\right], \quad\left[R w_{m}\right]
$$

$$
\left[R w_{n}\right], \quad\left[R w_{m}+\right]
$$

$$
\mathrm{Rw}_{\mathrm{n}}, \quad\left[\mathrm{Rw}_{\mathrm{m}}+\# d a t \mathrm{a}_{16}\right]
$$

$$
\left[R w_{m}+\# \operatorname{data}_{16}\right], \quad R w_{n}
$$

$$
\left[R w_{n}\right], \quad \text { mem }
$$

$$
\text { mem, } \quad\left[R w_{n}\right]
$$

reg, mem
mem, reg

| Format | Bytes |
| :---: | :---: |
| FO nm | 2 |
| E0 \#n | 2 |
| E6 RR \#\# \#\# | 4 |
| A 8 nm | 2 |
| 98 nm | 2 |
| B8 nm | 2 |
| 88 nm | 2 |
| C8 nm | 2 |
| D8 nm | 2 |
| E8 nm | 2 |
| D4 nm \#\# \#\# | 4 |
| C4 nm \#\# \#\# | 4 |
| 84 0n MM MM | 4 |
| 94 0n MM MM | 4 |
| F2 RR MM MM | 4 |
| F6 RR MM MM | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

```
MOVB Move Data
Syntax
Operation
Data Types
MOVB op1, op2
```


## Description

Moves the contents of the source operand specified by op2 to the location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.

Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- |
| $*$ | ${ }^{*}$ | - | - | $*$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

## Addressing Modes

Mnemonic

| movB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| :---: | :---: |
| MOVB | $\mathrm{Rb}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| MOVB | reg, \#data ${ }_{16}$ |
| MOVB | $\mathrm{Rb}_{\mathrm{n}}, \quad\left[\mathrm{Fw}_{\mathrm{m}}\right]$ |
| movB | $\mathrm{Rb}_{\mathrm{n}}, \quad\left[R w_{m}+\right]$ |
| MOVB | [ $\mathrm{Fw}_{\mathrm{m}}$ ], $\mathrm{Rb} \mathrm{b}_{\mathrm{n}}$ |
| MOVB | [ $-\mathrm{Rw}_{\mathrm{m}}$ ], $\mathrm{Rb} \mathrm{b}_{\mathrm{n}}$ |
| MOVB | [ $\left.R w_{n}\right],\left[R w_{m}\right]$ |
| MOVB | [ $\left.R w_{n}+\right], \quad\left[R w_{m}\right]$ |
| MOVB | [ $R w_{n}$ ], [ $R w_{m}+$ ] |
| MOVB | $\mathrm{Rb}_{\mathrm{n}}, \quad\left[\mathrm{Rw}_{\mathrm{m}}+\#\right.$ dat $\mathrm{a}_{16}$ ] |
| MOVB | [ $\mathrm{Rw}_{\mathrm{m}}+\#$ data ${ }_{16}$ ], $\mathrm{Rb}_{\mathrm{n}}$ |
| MOVB | [ $\left.R w_{n}\right]$, mem |
| MOVB | mem, [ $R w_{n}$ ] |
| MOVB | reg, mem |
| MOVB | mem, reg |



| MOVBS | Move Byte Sign Extend |  |
| :--- | :--- | :--- |
| Syntax | MOVBS | op1, op2 |
| Operation | $($ low byte op1) | $<--(o p 2)$ |
|  | IF (op2 $)=1$ THEN |  |
|  | $\quad($ high byte op1) | $<--F F_{h}$ |
|  | ELSE |  |
|  | $\quad($ high byte op1) | $<--00_{h}$ |
|  | END IF |  |
|  |  |  |
|  | WORD, BYTE |  |

## Description

Moves and sign extends the contents of the source byte specified by op2 to the word location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.

## Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $*$ | - | - | $*$ |

E Always cleared.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
$V$ Not affected.
C Not affected.
N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

| MOVBS | $\mathrm{Rb}_{\mathrm{n}}$, | $\mathrm{Rb}_{m}$ |
| :--- | :--- | :--- |
| MOVBS | reg, | mem |
| MOVBS | mem, reg |  |

## Format

## Bytes

DO mn 2
D2 RR MM MM 4
D5 RR MM MM

2
4
4

## ST10 FAMILY PROGRAMMING MANUAL

```
MOVBZ Move Byte Zero Extend
Syntax
Operation
Data Types
\begin{tabular}{ll} 
MOVBZ & op1, op2 \\
(low byte op1) & \(<--\quad\) (op2) \\
(high byte op1) & \(<--00\)
\end{tabular}
WORD, BYTE
```


## Description

Moves and zero extends the contents of the source byte specified by op2 to the word location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | - | - | 0 |

E Always cleared.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Always cleared.

## Addressing Modes

## Mnemonic

| MOVBZ | $\mathrm{Rb}_{\mathrm{n}}$, | $\mathrm{Rb}_{\mathrm{m}}$ |
| :--- | :--- | :--- |
| MOVBZ | reg, | mem |
| MOVBZ | mem, | reg |

## Format

## Bytes

CO mn 2
C2 RR MM MM 4
C5 RR MM MM

2

4

| MUL | Signed Multiplication |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | MUL | op1, op2 |  |
| Operation | $(M D)$ | $<--\quad(o p 1) * ~(o p 2)$ |  |
| Data Types | WORD |  |  |

## Description

Performs a 16-bit by 16-bit signed multiplication using the two words specified by operands op1 and op2 respectively. The signed 32-bit result is placed in the MD register.

Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $*$ | S | 0 | ${ }^{*}$ |

E Always cleared.
Z Set if the result equals zero. Cleared otherwise.
V This bit is set if the result cannot be represented in a word data type. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

Format
Bytes
MUL

$$
R w_{n}, R w_{m}
$$

OB nm
2

## ST10 FAMILY PROGRAMMING MANUAL

| MULU | Unsigned Multiplication |  |
| :--- | :--- | :--- |
| Syntax | MULU | op1, op2 |
| Operation | $(M D)$ | $<--\quad(o p 1) \star$ (op2) |
| Data Types | WORD |  |

## Description

Performs a 16-bit by 16 -bit unsigned multiplication using the two words specified by operands op1 and op2 respectively. The unsigned 32 -bit result is placed in the MD register.

Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | S | 0 | ${ }^{*}$ |

E Always cleared.
Z Set if the result equals zero. Cleared otherwise.
V This bit is set if the result cannot be represented in a word data type. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

Format
Bytes
MULU

$$
R w_{n}, R w_{m}
$$

1 B nm
2

| NEG | Integer Two's Complement |  |
| :--- | :--- | :--- |
| Syntax | NEG | op1 |
| Operation | (op1) | $<--0-$ (op1) |
| Data Types | WORD |  |

## Description

Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.

Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{*}$ |

E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :---: | :---: | :---: |
| NEG | $R w_{n}$ | $81 \mathrm{n0}$ | 2 |

## ST10 FAMILY PROGRAMMING MANUAL

| NEGB | Integer Two's Complement |  |
| :--- | :--- | :--- |
| Syntax | NEGB | op1 |
| Operation | (op1) | $<--0-$ (op1) |
| Data Types | BYTE |  |

## Description

Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.

Flags

| E | V | C | N |  |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{*}$ |

E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

## NEGB

## Format

A1 n0

## Bytes

2

```
NOP
Syntax NOP
Operation No Operation
```


## Description

This instruction causes a null operation to be performed. A null operation causes no change in the status of the flags.

## Flags



Addressing Modes

| Mnemonic | Format | Bytes |
| :--- | :---: | :---: |
| NOP | CC 00 | 2 |

## ST10 FAMILY PROGRAMMING MANUAL

OR

## Syntax

Operation

Logical OR
OR op1, op2
(op1)
<-- (op1) v (op2)

Data Types

## Description

Performs a bitwise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

## Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | ${ }^{\prime}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V \quad$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :---: | :---: | :---: | :---: |
| OR | $R w_{n}, ~ R w_{m}$ | 70 nm | 2 |
| OR | Rwn,$~\left[R w_{i}\right]$ | $78 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| OR | $R w_{n},\left[R w_{i}+\right]$ | $78 \mathrm{n}: 11 \mathrm{i}$ | 2 |
| OR | $R w_{n}$, \#data ${ }_{3}$ | 78 n :0\#\#\# | 2 |
| OR | reg, \#datal6 | 76 RR \#\# \#\# | 4 |
| OR | reg, mem | 72 RR MM MM | 4 |
| OR | mem, reg | 74 RR MM MM | 4 |


| ORB | Logical OR |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | ORB | op1, op2 |  |
| Operation | (op1) | $<--\quad$ (op1) V (op2) |  |
| Data Types | BYTE |  |  |

## Description

Performs a bitwise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | ${ }^{\prime}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :---: | :---: | :---: | :---: |
| ORB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ | 71 nm | 2 |
| ORB | $\mathrm{Rb}_{\mathrm{n}}, \quad\left[R w_{i}\right]$ | $79 \mathrm{n}: 10 \mathrm{i}$ | 2 |
| ORB | $R b_{n},\left[R w_{i}+\right]$ | $79 \mathrm{n}: 11 \mathrm{i}$ | 2 |
| ORB | $\mathrm{Rb}_{\mathrm{n}}$, \#data ${ }_{3}$ | 79 n :0\#\#\# | 2 |
| ORB | reg, \#data ${ }_{16}$ | 77 RR \#\# \#\# | 4 |
| ORB | reg, mem | 73 RR MM MM | 4 |
| ORB | mem, reg | 75 RR MM MM | 4 |

## ST10 FAMILY PROGRAMMING MANUAL

| PCALL | Push Word \& Call Subroutine Absolute |  |  |
| :---: | :---: | :---: | :---: |
| Syntax | PCALL | op1, op2 |  |
| Operation | (tmp) | <-- (op1) |  |
|  | (SP) | $<--(S P)-2$ |  |
|  | ( (SP) ) | <-- (tmp) |  |
|  | (SP) | $<--(S P)-2$ |  |
|  | ( (SP) ) | $<--$ (IP) |  |
|  | (IP) | <-- op2 |  |
| Data Types | WORD |  |  |

## Description

Pushes the word specified by operand op1 and the value of the instruction pointer, IP, onto the system stack, and branches to the absolute memory location specified by the second operand op2. Because IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine.

Flags


E Set if the value of the pushed operand op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the pushed operand op1 equals zero. Cleared otherwise.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the pushed operand op1 is set. Cleared otherwise.

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :--- |
| PCALL | reg, caddr | E2 RR MM MM | 4 |


| POP | Pop Word from System Stack |  |
| :--- | :--- | :--- |
| Syntax | POP | op1 |
| Operation | $($ tmp $)$ | $<--((S P))$ |
|  | (SP) | $<--(S P)+2$ |
|  | (op1) | $<--(t m p)$ |
| Data Types | WORD |  |

## Description

Pops one word from the system stack specified by the Stack Pointer into the operand specified by op1. The Stack Pointer is then incremented by two.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | - | - | ${ }^{\prime}$ |

E Set if the value of the popped word represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the popped word equals zero. Cleared otherwise.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the popped word is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

## POP

Format
FC RR

## Bytes

2

## ST10 FAMILY PROGRAMMING MANUAL

## PRIOR Prioritize Register

```
Syntax
Operation
```

```
    PRIOR op1, op2
```

    PRIOR op1, op2
        (tmp) <-- (op2)
        (tmp) <-- (op2)
        (count) <-- 0
        (count) <-- 0
    DO WHILE (tmp 15) \not=1 AND (count) \not=15 AND (op2) \not=0
    DO WHILE (tmp 15) \not=1 AND (count) \not=15 AND (op2) \not=0
    (tmp ) <-- (tmp n-1 )
    (tmp ) <-- (tmp n-1 )
    (count) <-- (count) + 1
    (count) <-- (count) + 1
    END WHILE
END WHILE
(op1) <-- (count)

```
    (op1) <-- (count)
```

Data Types

## Description

This instruction stores a count value in the word operand specified by op1 indicating the number of single bit shifts required to normalize the operand op2 so that its most significant bit is equal to one. If the source operand op2 equals zero, a zero is written to operand op1 and the zero flag is set. Otherwise the zero flag is cleared.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | 0 | 0 | 0 |


| E | Always cleared. |
| :--- | :--- |
| Z | Set if the source operand op2 equals zero. Cleared otherwise. |
| V | Always cleared. |
| C | Always cleared. |
| N | Always cleared. |

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :--- |
| PRIOR | $\mathrm{Rw}_{\mathrm{n}}, \quad \mathrm{Rw} w_{m}$ | 2 B nm | 2 |



## Description

Moves the word specified by operand op1 to the location in the internal system stack specified by the Stack Pointer, after the Stack Pointer has been decremented by two.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | - | - | $*$ |

E Set if the value of the pushed word represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the pushed word equals zero. Cleared otherwise.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the pushed word is set. Cleared otherwise.

## Addressing Modes

## Mnemonic

## PUSH <br> reg

Format
EC RR

Bytes
2

## ST10 FAMILY PROGRAMMING MANUAL

```
PWRDN Enter Power Down Mode
Syntax PWRDN
Operation
Enter Power Down Mode
```


## Description

This instruction causes the part to enter the power down mode. In this mode, all peripherals and the CPU are powered down until the part is externally reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction. To further control the action of this instruction, the PWRDN instruction is only enabled when the non-maskable interrupt pin ( $\overline{\mathrm{NMI}}$ ) is in the low state. Otherwise, this instruction has no effect.

## Flags



## Addressing Modes

Mnemonic Format Bytes

PWRDN $97 \quad \begin{array}{llll}98 & 97 & 97 & 4\end{array}$

## RET <br> Return from Subroutine

Syntax
Operation
RET
(IP) <-- ( (SP))
$(S P)<--(S P)+2$

## Description

Returns from a subroutine. The IP is popped from the system stack. Execution resumes at the instruction following the CALL instruction in the calling routine.

## Flags

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - |


| E | Not affected |
| :--- | :--- |
| $Z$ | Not affected |
| V | Not affected |
| C | Not affected |
| N | Not affected |

## Addressing Modes

## Mnemonic

RET

Format
CB 00

## Bytes

2

## ST10 FAMILY PROGRAMMING MANUAL

## RETI

Syntax
Operation

Return from Interrupt Routine
RETI
(IP) <-- ((SP))
$(S P) \quad<--(S P)+2$
IF (SYSCON.SGTDIS=0) THEN
(CSP) <-- ((SP))
$(S P) \quad<--(S P)+2$
END IF
(PSW) <-- ((SP))
$(S P) \quad<--(S P)+2$

## Description

Returns from an interrupt routine. The PSW, IP, and CSP are popped off the system stack. Execution resumes at the instruction which had been interrupted. The previous system state is restored after the PSW has been popped. The CSP is only popped if segmentation is enabled. This is indicated by the SGTDIS bit in the SYSCON register.

Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| S | S | S | S | S |

E Restored from the PSW popped from stack.
Z Restored from the PSW popped from stack.
V Restored from the PSW popped from stack.
C Restored from the PSW popped from stack.
N Restored from the PSW popped from stack.

## Addressing Modes

| Mnemonic | Format | Bytes |
| :--- | :--- | :---: |
| RETI | FB 88 | 2 |


| RETP | Return from Subroutine \& Pop Word |  |
| :--- | :--- | :---: |
| Syntax | RETP | op1 |
| Operation | $(\mathrm{IP})$ | $<--((\mathrm{SP}))$ |
|  | $(\mathrm{SP})$ | $<--(\mathrm{SP})+2$ |
|  | (tmp) | $<--((\mathrm{SP}))$ |
|  | (SP) | $<--(\mathrm{SP})+2$ |
|  | (op1) | $<--($ (tmp) |
|  |  |  |

## Description

Returns from a subroutine. The IP is first popped from the system stack and then the next word is popped from the system stack into the operand specified by op1. Execution resumes at the instruction following the CALL instruction in the calling routine.

## Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | - | - | $*$ |

E Set if the value of the word popped into operand op1 represents the lowest possible negative
Z Set if the value of the word popped into operand op1 equals zero. Cleared otherwise.
$V \quad$ Not affected.
C Not affected.
N Set if the most significant bit of the word popped into operand op1 is set. Cleared otherwise.

## Addressing Modes

| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :--- |
| RETP | reg | EB RR | 2 |

## ST10 FAMILY PROGRAMMING MANUAL

```
RETS Return from Inter-Segment Subroutine
```

Syntax
Operation

Return from Inter-Segment Subroutine
RETS
(IP) <-- ((SP))
$(S P) \quad<--(S P)+2$
(CSP) <-- ((SP))
$(S P) \quad<--(S P)+2$

## Description

Returns from an inter-segment subroutine. The IP and CSP are popped from the system stack. Execution resumes at the instruction following the CALLS instruction in the calling routine.

Flags

|  | E |  | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  | - | - | - |
| E |  | Not affected |  |  |  |  |
| Z |  | Not affected |  |  |  |  |
| V |  | Not affected |  |  |  |  |
| C |  | Not affected |  |  |  |  |
| N |  | Not affected |  |  |  |  |

## Addressing Mode

| Mnemonic | Format | Bytes |
| :--- | :---: | :---: |
| RETS | DB 00 | 2 |

```
ROL
Syntax
Operation
Data Types
Rotate Left
```


## Syntax

Operation

Data Types
WORD

```
```

```
ROL op1, op2
```

```
ROL op1, op2
    (count) <-- (op2)
    (count) <-- (op2)
    (C) <-- 0
    (C) <-- 0
DO WHILE (count) \not=0
DO WHILE (count) \not=0
        (C) <-- (op1 15)
        (C) <-- (op1 15)
        (op1n) <-- (op1n-1) [n=1...15]
        (op1n) <-- (op1n-1) [n=1...15]
        (op10) <-- (C)
        (op10) <-- (C)
        (count) <-- (count) - 1
        (count) <-- (count) - 1
END WHILE
```

END WHILE

```

\section*{Description}

Rotates the destination word operand op1 left by as many times as specified by the source operand op2. Bit 15 is rotated into Bit 0 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

\section*{Flags}
\begin{tabular}{|c|c|c|c|c|}
\multicolumn{1}{c}{ E } & Z & V & C & N \\
\hline 0 & \(*\) & 0 & S & \({ }^{*}\) \\
\hline
\end{tabular}

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
\(V\) Always cleared.
C The carry flag is set according to the last most significant bit shifted out of op1. Cleared for a rotate count of zero.
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.

\section*{Addressing Modes}

\section*{Mnemonic}
```

ROL
ROL

$$
\begin{array}{ll}
R w_{n}, & R w_{m} \\
R w_{n}, & \# d a t a_{4}
\end{array}
$$

```

\section*{Format}

\section*{Bytes}

OC nm
1C \#n

2
2

\section*{ST10 FAMILY PROGRAMMING MANUAL}
```

ROR
Syntax
Operation
Data Types

```

\section*{Rotate Right}

ROR op1, op2


WORD

\section*{Description}

Rotates the destination word operand op1 right by as many times as specified by the source operand op2. Bit 0 is rotated into Bit 15 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

\section*{Flags}
\begin{tabular}{|c|c|c|c|c|}
\multicolumn{1}{c}{ E } & Z & V & C & N \\
\hline 0 & \(*\) & S & S & \({ }^{*}\) \\
\hline
\end{tabular}

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Set if in any cycle of the rotate operation a ' 1 ' is shifted out of the carry flag. Cleared for a rotate count of zero.
C The carry flag is set according to the last least significant bit shifted out of op1. Cleared for a rotate count of zero.
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.

\section*{Addressing Modes}

\section*{Mnemonic}

ROR
ROR
\[
\begin{array}{ll}
R w_{n}, & R w_{m} \\
R w_{n}, & \# d a t a_{4}
\end{array}
\]

\section*{Bytes}

2

2
\begin{tabular}{|c|c|c|}
\hline SCXT & \multicolumn{2}{|l|}{Switch Context} \\
\hline Syntax & SCXT & op1, op2 \\
\hline Operation & (tmp1) & <-- (op1) \\
\hline & (tmp2) & <-- (op2) \\
\hline & (SP) & <-- (SP) - 2 \\
\hline & ( (SP) ) & <-- (tmp1) \\
\hline & (op1) & <-- (tmp2) \\
\hline
\end{tabular}

Data Types
WORD

\section*{Description}

Used to switch contexts for any register. Switching context is a push and load operation. The contents of the register specified by the first operand, op1, are pushed onto the stack. That register is then loaded with the value specified by the second operand, op2.

\section*{Flags}


\section*{Addressing Modes}
\begin{tabular}{llll} 
Mnemonic & & Format & Bytes \\
SCXT & reg, \#data 16 & C6 RR \#\# \#\# & 4 \\
SCXT & reg, mem & D6 RR MM MM & 4
\end{tabular}

\section*{ST10 FAMILY PROGRAMMING MANUAL}
```

SHL
Syntax
Operation
Data Types
Shift Left
SHL op1, op2
(count) <-- (op2)
(C) <-- 0
DO WHILE (count) \not= 0
(C) <-- (op1 15)
(op1n) <-- (op1n-1) [n=1...15]
(op10) <-- 0
(count) <-- (count) - 1
END WHILE
WORD

```

\section*{Description}

Shifts the destination word operand op1 left by as many times as specified by the source operand op2. The least significant bits of the result are filled with zeros accordingly. The most significant bit is shifted into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

\section*{Flags}
\begin{tabular}{|c|c|c|c|c|}
\multicolumn{1}{c}{ E } & Z & V & \multicolumn{1}{c}{ C } & N \\
\hline 0 & \(*\) & 0 & S & \({ }^{*}\) \\
\hline
\end{tabular}

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C The carry flag is set according to the last most significant bit shifted out of op1. Cleared for a shift count of zero.
\(N \quad\) Set if the most significant bit of the result is set. Cleared otherwise.

\section*{Addressing Modes}

\section*{Mnemonic}
\(\begin{array}{lll}\text { SHL } & \mathrm{Rw}_{\mathrm{n}}, & \mathrm{Rw}_{\mathrm{m}} \\ \text { SHL } & \mathrm{Rw}_{\mathrm{n}}, \quad \text { \#data } 4\end{array}\)

\section*{Format}

4 Cnm
5C \#n

\section*{Bytes}

2
2


\section*{Description}

Shifts the destination word operand op1 right by as many times as specified by the source operand op2. The most significant bits of the result are filled with zeros accordingly. Since the bits shifted out effectively represent the remainder, the Overflow flag is used instead as a Rounding flag. This flag together with the Carry flag helps the user to determine whether the remainder bits lost were greater than, less than or equal to one half an least significant bit. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

\section*{Flags}
\begin{tabular}{|c|c|c|c|c|}
\multicolumn{1}{c}{ E } & Z & V & \multicolumn{1}{c}{ C } & N \\
\hline 0 & \(*\) & S & S & \({ }^{*}\) \\
\hline
\end{tabular}

\section*{E Always cleared.}

Z Set if result equals zero. Cleared otherwise.
V Set if in any cycle of the shift operation a ' 1 ' is shifted out of the carry flag. Cleared for a shift count of zero.
C The carry flag is set according to the last least significant bit shifted out of op1. Cleared for a shift count of zero.
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.

\section*{Addressing Modes}
\begin{tabular}{llll} 
Mnemonic & & Format & Bytes \\
SHR & \(R w_{n}\), & \(R w_{m}\) & 6 C nm \\
SHR & \(R w_{\mathrm{n}}\), & \(\#\) data \(a_{4}\) & \(7 \mathrm{C} \mathrm{\# n}\)
\end{tabular}

\section*{ST10 FAMILY PROGRAMMING MANUAL}
```

SRST Software Reset
Syntax SRST
Operation Software Reset

```

\section*{Description}

This instruction is used to perform a software reset. A software reset has the same effect on the microcontroller as an externally applied hardware reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Flags
\begin{tabular}{|l|l|l|l|l|}
\multicolumn{1}{c}{\(\mathbf{E}\)} & \(\mathbf{Z}\) & \(\mathbf{V}\) & \(\mathbf{C}\) & \(\mathbf{N}\) \\
\hline 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

E Always cleared.
Z Always cleared.
\(V \quad\) Always cleared.
C Always cleared.
\(\mathrm{N} \quad\) Always cleared.

\section*{Addressing Modes}

\section*{Mnemonic}

SRST

Format
B7 48 B7 B7

Bytes
4
\begin{tabular}{ll} 
SRVWDT & Service Watchdog Timer \\
Syntax & SRVWDT \\
Operation & Service Watchdog Timer
\end{tabular}

\section*{Description}

This instruction services the Watchdog Timer. It reloads the high order byte of the Watchdog Timer with a preset value and clears the low byte on every occurrence. Once this instruction has been executed, the watchdog timer cannot be disabled. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

\section*{Flags}
\begin{tabular}{|c|c|c|c|c|}
\multicolumn{1}{c}{ E } & Z & V & C & N \\
\hline- & - & - & - & - \\
\hline
\end{tabular}
\begin{tabular}{ll} 
E & Not affected. \\
Z & Not affected. \\
V & Not affected. \\
C & Not affected. \\
N & Not affected.
\end{tabular}

\section*{Addressing Modes}
\begin{tabular}{lll} 
Mnemonic & Format & Bytes \\
SRVWDT & A7 58 A7 A7 & 4
\end{tabular}

\section*{ST10 FAMILY PROGRAMMING MANUAL}
\begin{tabular}{lll} 
SuB & Integer & Subtraction \\
Syntax & SUB & op1, op2 \\
Operation & (op1) & \(<--(o p 1)-\quad\) (op2) \\
Data Types & WORD &
\end{tabular}

\section*{Description}

Performs a 2's complement binary subtraction of the source operand specified by op2 from the destination operand specified by op1. The result is then stored in op1.

\section*{Flags}
\begin{tabular}{|l|l|l|l|l|l|}
\multicolumn{1}{c}{ E } & Z & V & C & N \\
\hline\({ }^{*}\) & \({ }^{*}\) & \({ }^{*}\) & S & \({ }^{*}\) \\
\hline
\end{tabular}

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
\(N \quad\) Set if the most significant bit of the result is set. Cleared otherwise.

\section*{Addressing Modes}

\section*{Mnemonic}
\begin{tabular}{lll} 
SUB & \(R w_{n}\), & \(R w_{m}\) \\
SUB & \(R w_{n}, \quad\left[R w_{i}\right]\) \\
SUB & \(R w_{n}, \quad\left[R w_{i}+\right]\) \\
SUB & \(R w_{n}, \quad \#\) data \(a_{3}\) \\
SUB & reg, \#data \\
SUB & reg, mem \\
SUB & mem, reg
\end{tabular}
\begin{tabular}{ll} 
Format & Bytes \\
20 nm & 2 \\
\(28 \mathrm{n}: 10 \mathrm{ii}\) & 2 \\
\(28 \mathrm{n}: 11 \mathrm{ii}\) & 2 \\
\(28 \mathrm{n}: 0 \# \# \#\) & 2 \\
\(26 \mathrm{RR} \mathrm{\#} \mathrm{\#} \mathrm{\#} \mathrm{\#}\) & 4 \\
22 RR MM MM & 4 \\
24 RR MM MM & 4
\end{tabular}
\begin{tabular}{lll} 
SUBB & Integer Subtraction \\
Syntax & SUBB & op1, op2 \\
Operation & \((o p 1)\) & \(<--(o p 1)-\quad(o p 2)\) \\
Data Types & BYTE &
\end{tabular}

\section*{Description}

Performs a 2's complement binary subtraction of the source operand specified by op2 from the destination operand specified by op1. The result is then stored in op1.

\section*{Flags}
\begin{tabular}{|c|c|c|c|c|}
\multicolumn{1}{c}{ E } & Z & V & \multicolumn{1}{c}{ C } & N \\
\hline\(*\) & \(*\) & \(*\) & S & \(*\) \\
\hline
\end{tabular}

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.

\section*{Addressing Modes}

\section*{Mnemonic}

SUBB \(\quad \mathrm{Rb}_{\mathrm{n}}, \quad \mathrm{Rb}_{\mathrm{m}}\)
SUBB \(\quad R b_{n},\left[R w_{i}\right]\)
SUBB \(\quad R b_{n}, \quad\left[R w_{i}+\right]\)
SUBB \(\quad \mathrm{Rb}_{\mathrm{n}}\), \#data \(_{3}\)
SUBB reg, \#data \({ }_{16}\)
SUBB reg, mem
SUBB mem, reg
\begin{tabular}{ll} 
Format & Bytes \\
21 nm & 2 \\
\(29 \mathrm{n}: 10 \mathrm{ii}\) & 2 \\
\(29 \mathrm{n}: 11 i \mathrm{i}\) & 2 \\
\(29 \mathrm{n}: 0 \# \# \#\) & 2 \\
\(27 \mathrm{RR} \# \#\) \#\# & 4 \\
23 RR MM MM & 4 \\
25 RR MM MM & 4
\end{tabular}

\section*{ST10 FAMILY PROGRAMMING MANUAL}
```

SUBC Integer Subtraction with Carry

```

Syntax
Operation
Data Types

Integer Subtraction with Carry
SUBC op1, op2
(op1) <-- (op1) - (op2) - (C)
WORD

\section*{Description}

Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

\section*{Flags}
\begin{tabular}{|l|l|l|l|l|l|}
\multicolumn{1}{c}{ E } & Z & \multicolumn{1}{c}{ V } & C & N \\
\hline\({ }^{*}\) & S & \({ }^{*}\) & S & \({ }^{*}\) \\
\hline
\end{tabular}

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero and the previous Z flag was set. Cleared otherwise.
\(\checkmark \quad\) Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.

\section*{Addressing Modes}

\section*{Mnemonic}

SUBC
SUBC \(\quad R w_{n}, \quad\left[R w_{i}\right]\)
SUBC \(\quad R w_{n}, \quad\left[R w_{i}+\right]\)
SUBC \(\quad \mathrm{Rw}_{\mathrm{n}}\), \#data \({ }_{3}\)
SUBC reg, \#data 16
SUBC reg, mem
SUBC mem, reg

\section*{Format}

30 nm
\(38 \mathrm{n}: 10 i 1\)
\(38 \mathrm{n}: 11 i i\)
38 n :0\#\#\#
36 RR \#\# \#\#
32 RR MM MM
34 RR MM MM

\section*{Bytes}

2
2
2
2
4
4
4
\begin{tabular}{lll} 
SUBCB & Integer Subtraction with Carry \\
Syntax & SUBCB & op1, op2 \\
Operation & \((o p 1)\) & \(<--(o p 1)-(o p 2)-(C)\) \\
Data Types & BYTE &
\end{tabular}

\section*{Description}

Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

\section*{Flags}
\begin{tabular}{|l|l|l|l|l|l|}
\multicolumn{1}{c}{ E } & Z & \multicolumn{1}{c}{ V } & C & N \\
\hline\({ }^{*}\) & S & \({ }^{*}\) & S & \({ }^{*}\) \\
\hline
\end{tabular}

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero and the previous Z flag was set. Cleared otherwise.
\(\checkmark \quad\) Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.

\section*{Addressing Modes}

\section*{Mnemonic}
subcB
SUBCB
SUBCB
SUBCB
SUBCB reg, \#data \({ }_{16}\)
SUBCB
SUBCB
\(R b_{n}, \quad R b_{m}\)
\(R b_{n}, \quad\left[R w_{i}\right]\)
\(R b_{n},\left[R w_{i}+\right]\)
\(\mathrm{Rb}_{\mathrm{n}}\), \#data \({ }_{3}\)
reg, mem
mem, reg

\section*{Format}

31 nm
\(39 \mathrm{n}: 10 \mathrm{ii}\)
\(39 \mathrm{n}: 11 i \mathrm{i}\)
39 n :0\#\#\#
37 RR \#\# \#\#
33 RR MM MM
35 RR MM MM

\section*{Bytes}

2
2
2
2
4
4
4

\section*{ST10 FAMILY PROGRAMMING MANUAL}
```

TRAP
Syntax
Operation
Software Trap
TRAP op1
(SP) <-- (SP) - 2
((SP)) <-- (PSW)
IF (SYSCON.SGTDIS=0) THEN
(SP) <-- (SP) - 2
((SP)) <-- (CSP)
(CSP) <-- 0
END IF
(SP) <-- (SP) - 2
((SP)) <-- (IP)
(IP) <-- zero_extend (op1*4)

```

\section*{Description}

Invokes a trap or interrupt routine based on the specified operand, op1. The invoked routine is determined by branching to the specified vector table entry point. This routine has no indication of whether it was called by software or hardware. System state is preserved identically to hardware interrupt entry except that the CPU priority level is not affected. The RETI, return from interrupt, instruction is used to resume execution after the trap or interrupt routine has completed. The CSP is pushed if segmentation is enabled. This is indicated by the SGTDIS bit in the SYSCON register.

\section*{Flags}


\section*{Addressing Modes}
\begin{tabular}{llll} 
Mnemonic & Format & Bytes \\
TRAP & \#trap & \(9 B\) t:ttt0 & 2
\end{tabular}
```

XOR Logical Exclusive OR
Syntax XOR op1, op2
Operation (op1) <-- (op1) \oplus (op2)
Data Types
WORD

```

\section*{Description}

Performs a bitwise logical EXCLUSIVE OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

\section*{Flags}
\begin{tabular}{|l|l|l|l|l|l|}
\multicolumn{1}{c}{ E } & Z & V & C & N \\
\hline\({ }^{*}\) & \(*\) & 0 & 0 & \(*\) \\
\hline
\end{tabular}

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.

\section*{Addressing Modes}
\begin{tabular}{|c|c|c|c|}
\hline Mnemonic & & Format & Bytes \\
\hline XOR & \(R w_{n}, ~ R w_{m}\) & 50 nm & 2 \\
\hline XOR & \(R w_{n}, \quad\left[R w_{i}\right]\) & \(58 \mathrm{n}: 10 \mathrm{ii}\) & 2 \\
\hline XOR & \(R w_{n},\left[R w_{i}+\right]\) & \(58 \mathrm{n}: 11 \mathrm{i}\) & 2 \\
\hline XOR & \(\mathrm{Rw}_{\mathrm{n}}\), \#data \({ }_{3}\) & 58 n :0\#\#\# & 2 \\
\hline XOR & reg, \#datal6 & 56 RR \#\# \#\# & 4 \\
\hline XOR & reg, mem & 52 RR MM MM & 4 \\
\hline XOR & mem, reg & 54 RR MM MM & 4 \\
\hline
\end{tabular}

\section*{ST10 FAMILY PROGRAMMING MANUAL}
```

XORB Logical Exclusive OR
Syntax XORB op1.0p2
Operation (op1) <-- (op1) \oplus (op2)
Data Types

```

\section*{Description}

Performs a bitwise logical EXCLUSIVE OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

\section*{Flags}
\begin{tabular}{|l|l|l|l|l|}
\multicolumn{1}{c}{ E } & Z & V & C & N \\
\hline\(*\) & \(*\) & 0 & 0 & \(*\) \\
\hline
\end{tabular}

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
\(V\) Always cleared.
C Always cleared.
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.

\section*{Addressing Modes}
\begin{tabular}{|c|c|c|c|}
\hline Mnemonic & & Format & Bytes \\
\hline XORB & \(\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}\) & 51 nm & 2 \\
\hline XORB & \(\mathrm{Rb}_{\mathrm{n}}, \quad\left[R w_{i}\right]\) & \(59 \mathrm{n}: 10 \mathrm{ii}\) & 2 \\
\hline XORB & \(R b_{n}, \quad\left[R w_{i}+\right]\) & \(59 \mathrm{n}: 11 \mathrm{i}\) & 2 \\
\hline XORB & \(\mathrm{Rb}_{\mathrm{n}}\), \#data3 & 59 n :0\#\#\# & 2 \\
\hline XORB & reg, \#data \({ }_{16}\) & 57 RR \#\# \#\# & 4 \\
\hline XORB & reg, mem & 53 RR MM MM & 4 \\
\hline XORB & mem, reg & 55 RR MM MM & 4 \\
\hline
\end{tabular}

\section*{3-MAC INSTRUCTION SET}

This section describes the instruction set for the MAC. Refer to device datasheets for information about which ST10 devices include the MAC.

\section*{3.1 - Addressing modes}

MAC instructions use some standard ST10 addressing modes such as GPR direct or \#data \({ }_{5}\) for immediate shift value. To supply the MAC with up to 2 new operands per instruction cycle, new MAC instruction addressing modes have been added. These allow indirect addressing with address pointer post-modification. Double indirect addressing requires 2 pointers, one of which can be supplied by any GPR, the other is provided by one of two new specific SFRs IDX \({ }_{0}\) and IDX \({ }_{1}\). Two pairs of offset registers QRO/QR1 and QX0/QX1 are associated with each pointer (GPR or IDX \({ }_{\mathrm{j}}\) ). The GPR pointer gives access to the entire memory space, whereas IDX \({ }_{i}\) are limited to the internal Dual-Port RAM, except for the CoMOV instruction. The following table shows the various combi-
nations of pointer post-modification for each of these 2 new addressing modes (see Table 27).
When using pointer post-modification addressing modes, the address pointed to (i.e the value in the IDX \({ }_{i}\) or \(R w_{n}\) register) must be a legal address, even if its content is not modified. An odd value (e.g. in RO when using [RO] post-modification adressing mode) will trigger the class-B hardware Trap 28h (Illegal Word Operand Access Trap (ILLOPA)).
In this document the symbols " \(\left[R w_{n} \otimes\right]\) " and " \(\left[I D X_{i} \otimes\right]\) " are used to refer to these addressing modes.
A new instruction CoSTORE transfers a value from a MAC register to any location in memory. This instruction uses a specific addressing mode for the MAC registers, called CoReg. The following table gives the 5-bit addresses of the MAC registers corresponding to this CoReg addressing mode. Unused addresses are reserved for future revisions (see Table 28).

Table 27 : Pointer post-modification for \(\left[\mathrm{Rw}_{\mathrm{n}} \otimes\right]\) " and " \([\mathrm{IDX} \otimes]\) addressing modes
\begin{tabular}{|c|c|c|}
\hline Symbol & Mnemonic & Address Pointer Operation \\
\hline \multirow[t]{5}{*}{" \(\left[1 D X_{i} \otimes\right]\) " stands for \({ }^{1}\)} & [IDX \({ }_{\text {i }}\) ] &  \\
\hline & [IDX \({ }_{\text {i }}\) ] & \(\left(\mathrm{IDX}_{\mathrm{i}}\right)<--\left(\mathrm{IDX}_{\mathrm{i}}\right)+2(\mathrm{i}=0,1)\) \\
\hline & [IDX \({ }_{\text {i }}\) ] & \(\left(\mathrm{IDX}_{\mathrm{i}}\right)<-\) ( \(\left.\mathrm{IDX}_{\mathrm{i}}\right)-2(\mathrm{i}=0,1)\) \\
\hline & \(\left[\mathrm{IDX}_{\mathrm{i}}+\mathrm{QX}_{\mathrm{j}}\right]\) & \(\left(I D X_{i}\right)<--\left(I D X_{i}\right)+\left(\mathrm{QX}_{\mathrm{j}}\right)(\mathrm{i}, \mathrm{j}=0,1)\) \\
\hline & \(\left[I D X_{i}-\right.\) QX \(\left._{j}\right]\) & \(\left(I D X_{i}\right)<--\left(I D X_{i}\right)-\left(\mathrm{QX}_{\mathrm{j}}\right)(\mathrm{i}, \mathrm{j}=0,1)\) \\
\hline \multirow[t]{5}{*}{"[Rw \(\mathrm{n} \times\) ]" stands for} & [ \(\left.\mathrm{Rw} \mathrm{w}_{\mathrm{n}}\right]\) & \(\left(R w_{n}\right)<--\left(R w_{n}\right)(n o-o p)\) \\
\hline & [ \(\left.R w_{\text {n }}+\right]\) & \(\left(R w_{n}\right)<--\left(R w_{n}\right)+2(n=0 \ldots . .15)\) \\
\hline & [ \(\mathrm{Rw} \mathrm{w}_{\mathrm{n}}\) ] \(]\) & \(\left(R w_{n}\right)<--\left(R w_{n}\right)-2(n=0 \ldots 15)\) \\
\hline & \(\left[R w_{n}+Q_{j}\right]\) & \(\left(R w_{n}\right)<--\left(R w_{n}\right)+\left(Q R_{j}\right)(\mathrm{n}=0 \ldots .15 ; \mathrm{j}=0,1)\) \\
\hline & \(\left[R w_{n}-Q R_{j}\right]\) & \(\left(R w_{n}\right)<--\left(R w_{n}\right)-\left(Q R_{j}\right)(\mathrm{n}=0 . .15 ; \mathrm{j}=0,1)\) \\
\hline
\end{tabular}

Note 1. IDX \(X_{\mathrm{i}}\) can only contain even values. Therefore, bit 0 always equals zero.
Table 28 : MAC register addresses for CoReg
\begin{tabular}{|c|l|c|}
\hline Register & \multicolumn{1}{|c|}{ Description } & Address \\
\hline MSW & MAC-Unit Status Word & 00000 \\
\hline MAH & MAC-Unit Accumulator High & 00001 \\
\hline MAS & "limited" MAH & 00010 \\
\hline MAL & MAC-Unit Accumulator Low & 00100 \\
\hline MCW & MAC-Unit Control Word & 00101 \\
\hline MRW & MAC-Unit Repeat Word & 00110 \\
\hline
\end{tabular}

\section*{3.2-MAC Instruction Execution Time}

The instruction execution time for MAC instructions is calculated in the same way as that of the standard instruction set. To calculate the
execution time for MAC instructions, refer to Instruction execution times in Table 6, considering MAC instructions to be 4-byte instructions with a minimum state time number of 2.

\section*{3.3 - MAC instruction set summary}

Table 29 : MAC instruction mnemonic by addressing mode and repeatability


The following table gives the MAC Function Code of each instruction. This Function Code is the third byte of the new instruction and is used by the
co-processor as its operation code. Unused function codes are treated as CoNOP Function Code by the MAC.

Table 30 : MAC instruction function code (hexa)
\begin{tabular}{|c|c|c|c|}
\hline Mnemonic & Function Code & Mnemonic & Function Code \\
\hline CoMUL & C0 & CoMACM & D8 \\
\hline CoMULu & 00 & CoMACMu & 18 \\
\hline CoMULus & 80 & CoMACMus & 98 \\
\hline CoMULsu & 40 & CoMACMsu & 58 \\
\hline CoMUL- & C8 & CoMACM- & E8 \\
\hline CoMULu- & 08 & CoMACMu- & 28 \\
\hline CoMULus- & 88 & CoMACMus- & A8 \\
\hline CoMULsu- & 48 & CoMACMsu- & 68 \\
\hline CoMUL + rnd & C1 & CoMACM + rnd & D9 \\
\hline CoMULu + rnd & 01 & CoMACMu + rnd & 19 \\
\hline CoMULus + rnd & 81 & CoMACMus + rnd & 99 \\
\hline CoMULsu + rnd & 41 & CoMACMsu + rnd & 59 \\
\hline CoMAC & D0 & CoMACMR & F9 \\
\hline CoMACu & 10 & CoMACMRu & 38 \\
\hline CoMACus & 90 & CoMACMRus & B8 \\
\hline CoMACsu & 50 & CoMACMRsu & 78 \\
\hline CoMAC- & E0 & CoMACMR + rnd & F9 \\
\hline CoMACu- & 20 & CoMACMRu + rnd & 39 \\
\hline CoMACus- & A0 & CoMACMRus + rnd & B9 \\
\hline CoMACsu- & 60 & CoMACMRsu + rnd & 79 \\
\hline CoMAC + rnd & D1 & CoADD & 02 \\
\hline CoMACu + rnd & 11 & CoADD2 & 42 \\
\hline CoMACus + rnd & 91 & CoSUB & 0A \\
\hline CoMACsu + rnd & 51 & CoSUB2 & 4A \\
\hline CoMACR & F0 & CoSUBR & 12 \\
\hline CoMACRu & 30 & CoSUB2R & 52 \\
\hline CoMACRus & B0 & CoMAX & 3A \\
\hline CoMACRsu & 70 & CoMIN & 7A \\
\hline CoMACR + rnd & F1 & CoLOAD & 22 \\
\hline CoMACRu + rnd & 31 & CoLOAD- & 2A \\
\hline CoMACRus + rnd & B1 & CoLOAD2 & 62 \\
\hline CoMACRsu + rnd & 71 & CoLOAD2- & 6A \\
\hline CoNOP & 5A & CoCMP & C2 \\
\hline CoNEG & 32 & CoSHL \#data \({ }_{5}\) & 82 \\
\hline CoNEG + rnd & 72 & CoSHL other & 8A \\
\hline CoRND & B2 & CoSHR \#data \({ }_{5}\) & 92 \\
\hline CoABS - & 1A & CoSHR other & 9A \\
\hline CoABS op1, op2 & CA & CoASHR \#data 5 & A2 \\
\hline CoSTORE & wwww:w000 & CoASHR other & AA \\
\hline CoMOV & 00 & CoASHR + rnd \#data \({ }_{5}\) & B2 \\
\hline & & CoASHR + rnd other & BA \\
\hline
\end{tabular}

\section*{ST10 FAMILY PROGRAMMING MANUAL}

\section*{3.4-MAC instruction conventions}

This section details the conventions used to describe the MAC instruction set.

\subsection*{3.4.1 - Operands}
\begin{tabular}{|l|l|}
\hline Operand & \\
\hline opX & Specifies the immediate constant value of opX \\
\hline\((\mathrm{opX})\) & Specifies the contents of opX \\
\hline\(\left(\mathrm{opX} \mathrm{X}_{\mathrm{n}}\right)\) & Specifies the contents of bit n of opX \\
\hline\(((\mathrm{opX}))\) & Specifies the contents of opX (i.e. opX is used as pointer to the actual operand) \\
\hline rnd & plus \(0000008000_{\mathrm{h}}\) \\
\hline
\end{tabular}

\subsection*{3.4.2-Operations}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{8}{*}{Diadic operations} & (opX)<-- (opY) & (opY) & is & MOVED into (opX) \\
\hline & (opX) + (opY) & (opX) & is & ADDED to (opY) \\
\hline & (opX) - (opY) & (opY) & is & SUBTRACTED from (opX) \\
\hline & (opX) * (opY) & (opX) & is & MULTIPLIED by (opY) \\
\hline & (opX) <--> (opY) & (opY) & is & COMPARED against (opX) \\
\hline & opXIopY & (opX) & is & CONCATANATED to (opY) (LSW) \\
\hline & Max ((opX), (opY)) & \multicolumn{3}{|l|}{MAXIMUM value between (opX) and (opY)} \\
\hline & Min ((opX), (opY)) & \multicolumn{3}{|l|}{MINIMUM value between (opX) and (opY)} \\
\hline \multirow{4}{*}{Monadic Operations} & (opX) << & (opX) & is & Logically SHIFTED Left \\
\hline & (opX) >> & (opX) & is & Logically SHIFTED Right \\
\hline & (opX) >>a & (opX) & is & Arithmetically SHIFTED Right \\
\hline & Abs (opX) & \multicolumn{3}{|l|}{ABSOLUTE value of (opX)} \\
\hline
\end{tabular}

\subsection*{3.4.3-Abbreviations}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Abbreviation } & \multicolumn{1}{c|}{ Description } \\
\hline C & Carry flag in the MSW register \\
\hline MP & MP mode in the MCW register \\
\hline MS & MS mode in the MCW register \\
\hline MAE & 8 most significant bits of the accumulator (lowest byte of the MSW register) \\
\hline
\end{tabular}

\subsection*{3.4.4 - Data addressing Modes}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Addressing mode } & \multicolumn{1}{c|}{ Description } \\
\hline " \(R w_{n}\) ", or " \(R w_{m}\) " : & General Purpose Registers (GPRs) where " \(n\) " and " \(m\) " are any value between 0 and 15. \\
\hline\([\ldots]:\) & Indirect word memory location \\
\hline CoReg : & MAC-Unit Register (MSW, MAH, MAL, MAS, MRW, MCW) \\
\hline ACC : & MAC Accumulator consisting of (lowest byte of MSW)MAHMAL. \\
\hline \#data \({ }_{\mathrm{x}}:\) & Immediate constant (the number of significant bits is represented by ' x '). \\
\hline
\end{tabular}

\subsection*{3.4.5 - Instruction format}

The instruction format is the same as that of the standard instruction set.

In addition, the following new symbols are used:
\begin{tabular}{|c|l|}
\hline Instruction & \multicolumn{1}{|c|}{ Description } \\
\hline\(X\) & \begin{tabular}{l} 
4-bit IDX addressing mode encoding. \\
(see following table)
\end{tabular} \\
\hline ..qqq & \begin{tabular}{l} 
3-bit GPR offset encoding for new GPR \\
indirect with offset encoding.
\end{tabular} \\
\hline rrrr:r... & 5-bit repeat field. \\
\hline wwww:w... & \begin{tabular}{l} 
5-bit CoReg address for CoSTORE \\
instructions.
\end{tabular} \\
\hline ssss: & 4-bit immediate shift value. \\
\hline ssss:s... & 5-bit immediate shift value. \\
\hline
\end{tabular}

Table 31 : IDX Addressing Mode Encoding and GPR offset Encoding
\begin{tabular}{|c|c|}
\hline Addressing Mode & 4-bit Encoding \\
\hline IDX0 & \(1_{\mathrm{h}}\) \\
\hline IDX0 + & \(2_{\mathrm{h}}\) \\
\hline IDX0 - & \(3_{\mathrm{h}}\) \\
\hline IDX0 + QX0 & \(4_{\mathrm{h}}\) \\
\hline IDX0 - QX0 & \(5_{\mathrm{h}}\) \\
\hline IDX0 + QX1 & \(6_{\mathrm{h}}\) \\
\hline IDX0 - QX1 & \(7_{\mathrm{h}}\) \\
\hline IDX1 & \(9_{\mathrm{h}}\) \\
\hline IDX1 + & \(\mathrm{A}_{\mathrm{h}}\) \\
\hline IDX1 - & \(\mathrm{B}_{\mathrm{h}}\) \\
\hline IDX1 + QX0 & \(\mathrm{C}_{\mathrm{h}}\) \\
\hline IDX1 - QX0 & \(\mathrm{D}_{\mathrm{h}}\) \\
\hline IDX1 + QX1 & \(\mathrm{E}_{\mathrm{h}}\) \\
\hline IDX1 - QX1 & \(\mathrm{F}_{\mathrm{h}}\) \\
\hline GPR Offset & \(3-\) bit Encoding \\
\hline no-op & \(1_{\mathrm{h}}\) \\
\hline+ & \(2_{\mathrm{h}}\) \\
\hline- & \(3_{\mathrm{h}}\) \\
\hline+ QR0 & \(4_{\mathrm{h}}\) \\
\hline- QR0 & \(5_{\mathrm{h}}\) \\
\hline
\end{tabular}

Table 31 : IDX Addressing Mode Encoding and GPR offset Encoding (continued)
\begin{tabular}{|c|c|}
\hline Addressing Mode & 4-bit Encoding \\
\hline+ QR1 & \(6_{\mathrm{h}}\) \\
\hline - QR1 & \(7_{\mathrm{h}}\) \\
\hline
\end{tabular}

\subsection*{3.4.6 - Flag states}
\begin{tabular}{|c|l|}
\hline Flag & \multicolumn{1}{c|}{ Description } \\
\hline- & Unchanged \\
\hline\(*\) & Modified \\
\hline
\end{tabular}

\subsection*{3.4.7-Repeated instruction syntax}

Repeatable instructions CoXXX are expressed as follows when repeated
Repeat \#data \({ }_{5}\) times \(C o X X X \ldots\) or
Repeat MRW times CoXXX...
When MRW is invoked, the instruction is repeated \(\left(\mathrm{MRW}_{12-0}\right)+1\) times, therefore the maximum number of times an instruction can be repeated is \(8192\left(2^{13}\right)\) times.
\#data \({ }_{5}\) is an integer value specifying the number of times an instruction is repeated, \#data \({ }_{5}\) must be less than 32.
Therefore, CoXXX can only be repeated less than 32 times. When the MRW register is used in the repeat instruction, the 5-bit repeat field is set to 1.

\subsection*{3.4.8 - Shift value}

The shifter authorizes only 8-bit left/right shifts. Shift values must be between 0-8 (inclusive).

\section*{3.5 - MAC instruction descriptions}

Each instruction is described in a standard format. See "MAC instruction conventions" on page 126 for detailed information about the instruction conventions. The MAC instruction set is divided into 5 functional groups:
- Multiply and Multiply-Accumulate Instructions
- 40-bit Arithmetic Instructions
- Shift Instructions
- Compare Instructions
- Transfer Instructions

The instructions are described in alphabetical order.

\section*{ST10 FAMILY PROGRAMMING MANUAL}

\section*{CoABS}

Group
Syntax
Operation
Syntax
Operation
Data Types
Result

Absolute Value
40-bit Arithmetic Instructions
CoABS
(ACC) \(<--\operatorname{Abs}(A C C)\)
CoABS op1, op2
(ACC) <-- Abs ( (op2) \\(op1) )
ACCUMULATOR, DOUBLE WORD
40-bit signed value

\section*{Description}

Compute the absolute value of the Accumulator if no operands are specified or the absolute value of a 40 -bit source operand and load the result in the Accumulator. The 40-bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. This instruction is not repeatable.

\section*{MAC Flags}
\begin{tabular}{cc|c|c|c|c|c|}
\multicolumn{1}{c}{\(\mathbf{N}\)} & \(\mathbf{Z}\) & C & SV & E & SL \\
\hline\(*\) & \(*\) & 0 & - & \(*\) & \(*\) \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Always cleared.
SV Not affected.
E \(\quad\) Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

\section*{Addressing Modes}



\section*{Description}

Adds a 40-bit operand to the 40-bit Accumulator contents and store the result in the accumulator. The 40-bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. " 2 " option indicates that the 40-bit operand is also multiplied by two prior being added to ACC. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 007 FFF FFFF \(h\) or FF \(80000000_{h}\), respectively. This instruction is repeatable with indirect addressing modes and allows up to two parallel memory reads.

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{c}{ N } & Z & C & SV & E & SL \\
\hline\({ }^{*}\) & \({ }^{*}\) & \({ }^{*}\) & \({ }^{*}\) & \({ }^{*}\) & \({ }^{*}\) \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E \(\quad\) Set if MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.
Note : The E-flag is set when the nine highest bits of the accumulator are not equal. The SV-flag is set, when a 40-bit arithmetic overflow/ underflow occurs.

\section*{Addressing Modes}
\begin{tabular}{lllll} 
Mnemonic & & Rep & Format & Bytes \\
CoADD & \(R w_{n}, R w_{m}\) & No & A3 nm 0200 & 4 \\
CoADD2 & \(R w_{n}, R w_{m}\) & No & A3 nm 4200 & 4 \\
CoADD & {\(\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]\)} & Yes & 93 Xm 02 rrrr:rqqq & 4 \\
CoADD2 & {\(\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]\)} & Yes & 93 Xm 42 rrrr:rqqq & 4 \\
CoADD & \(R w_{n},\left[R w_{m} \otimes\right]\) & Yes & 83 nm 02 rrrr:rqqq & 4 \\
CoADD2 & \(R w_{n},\left[R w_{m} \otimes\right]\) & Yes & 83 nm 42 rrrr:rqqq & 4
\end{tabular}

\section*{Examples}
```

COADD R0, R1 ; (ACC) <-- (ACC) + (R1)\(R0)
CoADD2 R2, [R6+] ; (ACC) <-- (ACC) + 2*( ((R6))\(R2) )
; (R6) <-- (R6) + 2
Repeat 3 times CoADD
CoADD [IDX1+QX1], [R10+QR0] ; (ACC) <-- (ACC) + ( ((R10))\((IDX1)) )
; (R10) <-- (R10) + (QRO)
; (IDX1) <-- (IDX1) + (QX1)
Repeat MRW times CoADD2
CoADD2 R4, [R8 - QR1] ; (ACC) <-- (ACC) + 2* ( ( (R8))\ (R4) )
; (R8) <-- (R8) - (QR1)

```

Addition Examples
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Instr. & MS & op 1 & op 2 & ACC (before) & ACC (after) & N & Z & C & SV & E & SL \\
\hline CoADD & x & \(0000{ }_{h}\) & \(\mathrm{FFFF}_{\mathrm{h}}\) & \(0001000000_{h}\) & \(0000 F F 0000{ }_{\text {h }}\) & 0 & 0 & 1 & - & 0 & - \\
\hline CoADD2 & x & 0000h & 0200h & \(0003000000_{\text {h }}\) & \(0007000000_{h}\) & 0 & 0 & 0 & - & 0 & - \\
\hline CoADD & 0 & \(0000{ }_{\text {h }}\) & \(4000{ }_{\text {h }}\) & 7F BFFF FFFF \({ }_{\text {h }}\) & 7F FFFF FFFF \({ }_{\text {h }}\) & 0 & 0 & 0 & - & 1 & - \\
\hline CoADD & 0 & 0001 \({ }_{\text {h }}\) & \(4000_{\text {h }}\) & 7F BFFF FFFF \({ }_{\text {h }}\) & \(8000000000_{\text {h }}\) & 1 & 0 & 0 & 1 & 1 & - \\
\hline CoADD & 0 & \(\mathrm{FFFF}_{\mathrm{h}}\) & \(\mathrm{FFFF}_{\mathrm{h}}\) & FF FFFF FFFF \({ }_{\text {h }}\) & FF FFFFF FFFE \({ }_{\text {h }}\) & 1 & 0 & 1 & - & 0 & - \\
\hline CoADD & 0 & \(\mathrm{FFFF}_{\mathrm{h}}\) & \(\mathrm{FFFF}_{\mathrm{h}}\) & \(0000000001_{h}\) & \(0000000000_{h}\) & 0 & 1 & 1 & - & 0 & - \\
\hline CoADD & 0 & \(\mathrm{FFFF}_{\mathrm{h}}\) & \(\mathrm{FFFF}_{\mathrm{h}}\) & \(8000000000_{h}\) & 7F FFFF FFFF \({ }_{\text {h }}\) & 0 & 0 & 1 & 1 & 1 & - \\
\hline CoADD2 & 0 & 0001 \({ }_{\text {h }}\) & \(2000{ }_{\text {h }}\) & FF C000 0001h & \(0000000003_{h}\) & 0 & 0 & 1 & - & 0 & - \\
\hline CoADD2 & 0 & 0001 \({ }_{\text {h }}\) & \(1800{ }_{\text {h }}\) & FF C000 0001h & FF F000 0003h & 1 & 0 & 0 & - & 0 & - \\
\hline \multirow[t]{2}{*}{CoADD} & 0 & \multirow[t]{2}{*}{B4A1 \({ }_{\text {h }}\)} & \multirow[t]{2}{*}{\(73 \mathrm{C} 2_{\text {h }}\)} & \multirow[t]{2}{*}{\(007241 \mathrm{AOC3}_{\mathrm{h}}\)} & 00 E604 5564h & 0 & 0 & 0 & - & 1 & - \\
\hline & 1 & & & & 00 7FFF FFFF \({ }_{\text {h }}\) & 0 & 0 & 0 & - & 0 & 1 \\
\hline \multirow[t]{2}{*}{CoADD} & 0 & \multirow[t]{2}{*}{\(\mathrm{B4A1}{ }_{\mathrm{h}}\)} & \multirow[t]{2}{*}{\(\mathrm{A}^{\text {C }}{ }^{\text {h }}\)} & \multirow[t]{2}{*}{FF \(8241 \mathrm{AOC3}_{\mathrm{h}}\)} & FF 2604 5564h & 1 & 0 & 1 & - & 1 & - \\
\hline & 1 & & & & FF \(80000000_{\text {h }}\) & 1 & 0 & 1 & - & 0 & 1 \\
\hline CoADD & 0 & B4A1 \({ }_{\text {h }}\) & 73 C 2 h & 7F B241 \(\mathrm{AOC3}_{\mathrm{h}}\) & 8026045564 h & 1 & 0 & 0 & 1 & 1 & - \\
\hline CoADD & 0 & B4A1 \({ }_{\text {h }}\) & \(\mathrm{A} \mathrm{Cl}_{2} \mathrm{~h}\) & \(800241 \mathrm{AOC3}_{\mathrm{h}}\) & 7F A604 5564h & 0 & 0 & 1 & 1 & 1 & - \\
\hline
\end{tabular}
```

COASHR
Group
Syntax
Operation
Data Types
Result
Accumulator Arithmetic Shift Right with Optional Round
Shift Instructions
CoASHRop1
CoASHR op1, rnd
(count) <-- (op1)
(C) <-- 0
DO WHILE (count) \not= 0
(ACC)
(count) <-- (count) -1
END WHILE
IF (rnd) THEN
(ACC) <-- (ACC) + O0008000H
(MAL) <-- 0
END IF
ACCUMULATOR
40-bit signed value

```

\section*{Description}

Arithmetically shifts the ACC register right by as many times as specified by the operand op1. To preserve the sign of the ACC register, the most significant bits of the result are filled with sign 0 if the original most significant bit was a 0 or with sign 1 if the original most significant bit was 1 . Only shift values between 0 and 8 are allowed. "op1" can be either a 5 -bit unsigned immediate data, or the least significant 5 bits (considered as unsigned data) of any register directly or indirectly addressed operand. Without "rnd" option, the MS bit of the MCW register does not affect the result. While with "rnd" option and if the MS bit is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 007 FFF FFFF \(h\) or FF 8000 \(0000_{h}\), respectively. This instruction is repeatable when "op 1 " is not an immediate operand.

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{c}{ N } & Z & C & SV & \multicolumn{1}{c}{ E } & SL \\
\hline\({ }^{*}\) & \(*\) & \(*\) & \(*\) & \(*\) & \(*\) \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry is generated (rnd). Cleared otherwise.
SV Set if an arithmetic overflow occurred (rnd). Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated (rnd). Not affected otherwise

\section*{Addressing Modes}
\begin{tabular}{lllll} 
Mnemonic & & Rep & Format & Bytes \\
CoASHR & \(R w_{n}\) & Yes & A3 nn AA rrrr:r000 & 4 \\
CoASHR & \(R w_{n}, ~ r n d\) & Yes & A3 nn BA rrrr:r000 & 4 \\
CoASHR & \(\# d a t a_{5}\) & No & A3 00 A2 ssss:s000 & 4 \\
CoASHR & \(\# d a t a_{5}\), rnd & No & A3 00 B2 ssss:s000 & 4 \\
CoASHR & {\(\left[R w_{m} \otimes\right]\)} & Yes & 83 mm AA rrrr:rqqq & 4 \\
CoASHR & {\(\left[R w_{m} \otimes\right]\), rnd } & Yes & 83 mm BA rrrr:rqqq & 4
\end{tabular}

\section*{Examples}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline CoASHR & \#3, rnd & ; & (ACC) & <-- & ( ACC ) & \(\gg a\) & \(3+\) \\
\hline CoASHR & R3 & & (ACC) & <- & ( ACC ) & \(\gg a\) & (R3) \\
\hline CoASHR & [R10-QR0] & ; & (ACC) & <- & (ACC) & \(\gg a\) & ( \(\mathrm{R}^{\text {l }}\) \\
\hline & & & (R10) & <-- & (R10) & - 1 & R0) \\
\hline
\end{tabular}

\section*{ST10 FAMILY PROGRAMMING MANUAL}
\begin{tabular}{lcc} 
CoCMP & Compare \\
Group & Compare Instructions \\
Syntax & CoCMP & op1, op2 \\
Operation & tmp & \(<--(o p 2) \backslash(o p 1)\) \\
& \((A C C)\) & \(<-->(t m p)\) \\
Data Types & DOUBLE WORD
\end{tabular}

\section*{Description}

Subtracts a 40-bit signed operand from the 40-bit Accumulator content and update the N, Z and C flags contained in the MSW register leaving the accumulator unchanged. The 40-bit operand results from the concatenation, "\", of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. The MS bit of the MCW register does not affect the result. This instruction is not repeatable and allows up to two parallel memory reads.

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{c}{ N } & Z & C & SV & E & SL \\
\hline\({ }^{*}\) & \({ }^{*}\) & \(*\) & - & - & - \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
SV Not affected.
E Not affected.
SL Not affected.

\section*{Addressing Modes}
\begin{tabular}{lllll} 
Mnemonic & & Rep & Format & Bytes \\
CoCMP & \(R w_{n}, ~ R w_{m}\) & No & A3 nm C2 00 & 4 \\
CoCMP & {\(\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]\)} & No & \(93 \mathrm{Xm} \mathrm{C2} \mathrm{0:0qqq}\) & 4 \\
CoCMP & \(R w_{n},\left[R w_{m} \otimes\right]\) & No & \(83 \mathrm{~nm} \mathrm{C2} \mathrm{0:0qqq}\) & 4
\end{tabular}

\section*{Examples}

```

CoLOAD (2) (-)
Group
Syntax
Operation
Syntax
Operation

```

\section*{Syntax}
```

Operation

```

\section*{Syntax}
```

Operation

```

\section*{Data Types}
```

Result

```

\section*{Load Accumulator}

\section*{Group}
```

Operation
Syntax
Operation
peration

```
```

    40-bit Arithmetic Instructions
    ```
    40-bit Arithmetic Instructions
CoLOAD op1, op2
    (tmp) <-- (op2)\(op1)
    (ACC) <-- 0 + (tmp)
    CoLOAD- op1, op2
    (tmp) <-- (op2)\ (op1)
    (ACC) <-- 0 - (tmp)
    CoLOAD2 op1, op2
    (tmp) <-- 2 * (op2)\(op1)
    (ACC) <-- 0 + (tmp)
```


## Description

Loads the accumulator with a 40-bit source operand. The 40-bit source operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. " 2 " and "-" options indicate that the 40-bit operand is also multiplied by two or/and negated, respectively, prior being stored in the accumulator. The "-" option indicates that the source operand is 2 's complemented. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF FFFF $h$ or FF $80000000_{h}$, respectively. This instruction is not repeatable and allows up to two parallel memory reads.

## MAC Flags

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | - | ${ }^{*}$ | ${ }^{*}$ |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
SV Not affected.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format |  | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CoLOAD | $R w_{n}, ~ R w_{m}$ | No | A3 nm 22 | 00 | 4 |
| CoLOAD- | $R w_{n}, R w_{m}$ | No | A 3 nm 2 A | 00 | 4 |
| CoLOAD2 | $R w_{n}, R w_{m}$ | No | A3 nm 62 | 00 | 4 |
| CoLOAD2- | $R w_{n}, ~ R w_{m}$ | No | A3 nm 6 A | 00 | 4 |
| CoLOAD | $\left[I D X^{\otimes} \otimes\right],\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right]$ | No | 93 Xm 22 | 0:0qqq | 4 |
| CoLOAD- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | No | $93 \mathrm{Xm} \mathrm{2A}$ | 0:0qqq | 4 |
| CoLOAD2 | $\left[I D X^{*} \otimes\right],\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right]$ | No | 93 Xm 62 | 0:0qqq | 4 |
| CoLOAD2- | $\left[I D X_{i} \otimes\right],\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right]$ | No | 93 Xm 6A | 0:0qqq | 4 |
| CoLOAD | $R w_{n}, \quad\left[R w_{m} \otimes\right]$ | No | 83 nm 22 | 0:0qqq | 4 |
| CoLOAD- | $R w_{n},\left[R w_{m} \otimes\right]$ | No | 83 nm 2 A | $0: 0 q q q$ | 4 |
| CoLOAD2 | $R w_{n}, \quad\left[R w_{m} \otimes\right]$ | No | 83 nm 62 | 0:0qqq | 4 |
| CoLOAD2- | $R w_{n},\left[R w_{m} \otimes\right]$ | No | 83 nm 6 A | $0: 0 q q q$ | 4 |
| E/ |  |  |  |  | 133/172 |

```
COMAC (R/-)
Group
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Data Types
Result
Multiply-Accumulate & Optional Round
```


## Description

Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32-bit product is first sign-extended, then the condition MP flag is set, it is one-bit left shifted, then it is optionally negated prior being added/subtracted to/from the 40-bit ACC register content. Finally, the obtained result is optionally rounded before being stored in the 40-bit ACC register. The "-" option is used to negate the specified product, the "R" option is used to negate the accumulator content, and finally the "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

## MAC Flags

| N | Z | C | SV | E |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

N Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  |
| :---: | :---: |
| CoMAC | $R w_{n}, \quad R w_{m}$ |
| ComAC- | $R w_{n}, R w_{m}$ |
| ComAC | $\mathrm{Rw}_{\mathrm{n}}$, $\mathrm{Rw}_{\mathrm{m}}$, rnd |
| ComAcr | $R w_{n}, R w_{m}$ |
| ComAcr | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$, rnd |
| ComAC | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ |
| COMAC- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ |
| ComAC | $\left[\operatorname{IDX}_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd |
| ComAcr | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ |
| ComAcr | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd |
| ComAC | $R w_{n},\left[R w_{m} \otimes\right]$ |
| ComAC- | $R w_{n},\left[R w_{m} \otimes\right]$ |
| ComAC | $R w_{n},\left[R w_{m} \otimes\right]$, rnd |
| ComAcr | $R w_{n},\left[R w_{m} \otimes\right]$ |
| ComAcr | $R w_{n},\left[R w_{m} \otimes\right]$, rnd |


| Rep | Format | Bytes |
| :---: | :---: | :---: |
| No | A3 nm D0 00 | 4 |
| No | A3 nm E0 00 | 4 |
| No | A3 nm D1 00 | 4 |
| No | A3 nm FO 00 | 4 |
| No | A3 nm F1 00 | 4 |
| Yes | 93 Xm DO rrrr:rqqq | 4 |
| Yes | 93 Xm EO rrrr:rqqq | 4 |
| Yes | 93 Xm D1 rrrr:rqqq | 4 |
| Yes | 93 Xm FO rrrr:rqqq | 4 |
| Yes | 93 Xm F1 rrrr:rqqq | 4 |
| Yes | 83 nm DO rrrr:rqqq | 4 |
| Yes | 83 nm EO rrrr:rqqq | 4 |
| Yes | 83 nm D1rrrr:rqqq | 4 |
| Yes | 83 nm FO rrrr:rqqq | 4 |
| Yes | 83 nm F1 rrrr:rqqq | 4 |

## Examples



135/172

```
CoMAC(R)u(-) Unsigned Multiply-Accumulate & Optional Round
Group Multiply/Multiply-Accumulate Instructions
Syntax CoMACu op1, op2
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Data Types
Result
```


## Description

Multiplies the two unsigned 16 -bit source operands "op1" and "op2". The obtained unsigned 32 -bit product is first zero-extended and then optionally negated prior being added/subtracted to/from the 40 -bit ACC register content, finally, the obtained result is optionally rounded before being stored in the 40 -bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. "-" option is used to negate the specified product, " $R$ " option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

## MAC Flags

| $\mathbf{N}$ | $\mathbf{Z}$ | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |

N Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format |  | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ComACu | $R w_{n}$, $\quad R w_{m}$ | No | A 3 nm 10 | 00 | 4 |
| ComACu- | $R w_{n}, ~ R w_{m}$ | No | A 3 nm 20 | 00 | 4 |
| ComACu | $R w_{n}$, $\mathrm{Rw}_{\mathrm{m}}$, rnd | No | A3 nm 11 | 00 | 4 |
| ComACRu | $R w_{n}, ~ R w_{m}$ | No | A 3 nm 30 | 00 | 4 |
| ComACRu | $R w_{n}, ~ R w_{m}, ~ r n d$ | No | A3 nm 31 | 00 | 4 |
| ComACu | $\left[I D X_{i}{ }^{\otimes}\right], \quad\left[\mathrm{Rw}_{\mathrm{m}}{ }^{\otimes}\right]$ | Yes | 93 Xm 10 | rrrr:rqqq | 4 |
| ComACu- | $\left[I D X_{i}^{*}\right], \quad\left[\mathrm{Rw}_{\mathrm{m}}{ }^{\otimes}\right]$ | Yes | 93 Xm 20 | rrrr:rqqq | 4 |
| ComACu | $\left[I D X_{i}^{*}\right],\left[\mathrm{Rw}_{\mathrm{m}}{ }^{\otimes}\right]$, rnd | Yes | 93 Xm 11 | rrrr:rqqq | 4 |
| ComACRu | $\left[I D X_{i}^{*}\right], \quad\left[\mathrm{Rw}_{\mathrm{m}}{ }^{\otimes}\right]$ | Yes | 93 Xm 30 | rrrr:rqqq | 4 |
| ComACRu | $\left[I D X_{i}^{*}\right],\left[\mathrm{Rw}_{\mathrm{m}}{ }^{\otimes}\right]$, rnd | Yes | 93 Xm 31 | rrrr:rqqq | 4 |
| ComACu | $R w_{n}, \quad\left[R w_{m} \otimes\right]$ | Yes | 83 nm 10 | rrrr:rqqq | 4 |
| CoMACu- | $R w_{n}, \quad\left[R w_{m} \otimes\right]$ | Yes | 83 nm 20 | rrrr:rqqq | 4 |
| ComACu | $R w_{n},\left[R w_{m} \otimes\right]$, rnd | Yes | 83 nm 11 | rrrr:rqqq | 4 |
| ComACRu | $R w_{n}, \quad\left[R w_{m} \otimes\right]$ | Yes | 83 nm 30 | rrrr:rqqq | 4 |
| ComACRu | $\mathrm{Rw}_{\mathrm{n}}$, [ $\left.\mathrm{Rw} \mathrm{m}_{\mathrm{m}}{ }^{\otimes}\right]$, rnd | Yes | 83 nm 31 | rrrr:rqqq | 4 |

## Examples

| ComACu | R5, R8, rnd | ; ( ACC ) <-- ( ACC ) + (R5)* (R8) + rnd |
| :---: | :---: | :---: |
| ComACu- | R2, [R7] | ; (ACC) <-- (ACC) - (R2)* ( R 7$)$ ) |
| ComACu | [IDX0 - QX0], [R11 - QR0] | $\begin{aligned} & ;(\text { ACC })<--(A C C)+ \\ & ((\text { IDXO })) *((\text { R11 })) \end{aligned}$ |
|  |  | ; (R11) <-- (R11) - (QR0) <br> ; (IDXO) <-- (IDXO) - (QXO) |
| Repeat 3 times | ComACu [IDX1+], [R9-] | $\begin{aligned} & ;(\text { ACC })<--(\text { ACC })+((\text { IDX1 })) *((\text { R9 })) \\ & ;(\text { R9 })<--(\text { R9 })-2 \end{aligned}$ |
|  |  | ; (IDX1) <-- (IDX1) + 2 |
| Repeat MRW times | ComACu- R3, [R7-QR0] | ; ( ACC ) <-- ( ACC ) - (R3)*((R7)) |
|  |  | ; (R7) <-- (R7) - (QR0) |
| ComACRu | [IDX1 - QX0], [R4], rnd | ```; (ACC) <-- ((IDX1))*((R4))-(ACC) + rnd``` |
|  |  | ; (IDX1) <-- (IDX1) - (QX0) |

```
CoMAC (R) us (-)
Group
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Data Types
Result
```


## Description

Multiplies the two unsigned and signed 16 -bit source operands "op1" and "op2", respectively. The obtained signed 32 -bit product is first sign-extended, and then, it is optionally negated prior being added/ subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40 -bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. "-" option is used to negate the specified product, "R" option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

## MAC Flags

$$
\begin{array}{llllll}
\text { N } & \text { Z } & \text { C } & \text { Sv } & \text { E } & \text { SL }
\end{array}
$$

| ** * * * | * | * | * |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep |
| :---: | :---: | :---: |
| ComACus | $R w_{n}, R w_{m}$ | No |
| ComACus- | $R w_{n}, ~ R w_{m}$ | No |
| ComACus | $R w_{n}, ~ R w_{m}, ~ r n d$ | No |
| ComACRus | $R w_{n}, ~ R w_{m}$ | No |
| ComACRus | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$, rnd | No |
| ComACus | $\left[I D X_{i} \otimes\right], \quad\left[R w_{m} \otimes\right]$ | Yes |
| ComACus- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes |
| ComACus | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd | Yes |
| ComAcrus | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes |
| ComACRus | $\left[I D X_{i} \otimes\right],\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right]$, rnd | Yes |
| ComACus | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes |
| ComACus- | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes |
| ComACus | $R w_{n},\left[R w_{m} \otimes\right]$, rnd | Yes |
| ComACRus | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes |
| ComACRus | $R w_{n},\left[R w_{m} \otimes\right]$, rnd | Yes |

## Examples

| ComACus | R5, R8, rnd | $(\mathrm{ACC})<--(\mathrm{ACC})+(\mathrm{R}) *(\mathrm{R} 8)+\mathrm{rnd}$ |
| :---: | :---: | :---: |
| ComACus- | R2, [R7] | $(\mathrm{ACC})<--(\mathrm{ACC})-(\mathrm{R} 2) *((\mathrm{R} 7))$ |
| ComACus | [IDX0 - QX0], [R11 - QR0] | $(\mathrm{ACC})<--(\mathrm{ACC})+((\mathrm{IDXO})) *((\mathrm{R} 11))$ |
|  |  | $\begin{aligned} & (\mathrm{R} 11)<--(\mathrm{R} 11)-(\mathrm{QRO}) \\ & (\text { IDXO })<--(\text { IDXO })-(Q X 0) \end{aligned}$ |
| Repeat 3 times | CoMACus [IDX1+], [R9-] | $\begin{aligned} & (\mathrm{ACC})<--(\mathrm{ACC})+((\operatorname{IDX} 1)) *((\mathrm{R} 9)) \\ & (\mathrm{R} 9)<--(\mathrm{R} 9)-2 \end{aligned}$ |
|  |  | $($ IDX1) <-- (IDX1) + 2 |
| Repeat MRW times | ComACus- R3, [R7 - QR0] | $(\mathrm{ACC})<--(\mathrm{ACC})-(\mathrm{R} 3) *((\mathrm{R} 7))$ |
|  |  | $(\mathrm{R} 7)<--(\mathrm{R} 7)-(\mathrm{RO})$ |
| ComACRus | [IDX1 - QX0], [R4], rnd | (ACC) <-- ((IDX1))*((R4))-(ACC) +rnd |
|  |  | (IDX1) <-- (IDX1) - (QX0) |

139/172


## Description

Multiplies the two signed and unsigned 16 -bit source operands "op1" and "op2", respectively. The obtained signed 32 -bit product is first sign-extended, and then, it is optionally negated prior being added/ subtracted to/from the 40 -bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40 -bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. "-" option is used to negate the specified product, " $R$ " option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

## MAC Flags

$$
\begin{array}{llllll}
\text { N } & \text { Z } & \text { C } & \text { Sv } & \text { E } & \text { SL }
\end{array}
$$

| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |
| :---: | :---: | :---: | :---: | :---: | :---: |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes



## Examples



```
CoMACM(R/-)
Group
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Data Types
Result
    Parallel Data Move & Optional Round
    Multiply/Multiply-Accumulate Instructions
    CoMACM op1, op2
    IF (MP = 1) THEN
    (tmp) <-- ((op1))*((op2)) << 1
    (ACC) <-- (ACC) + (tmp)
ELSE
    (tmp) <-- ((op1))*((op2))
    (ACC) <-- (ACC) + (tmp)
END IF
((IDXi}(-\otimes))) <-- ((IDXi))
CoMACM op1, op2, rnd
IF (MP = 1) THEN
    (tmp) <-- ((op1))*((op2)) << 1
    (ACC) <-- (ACC) + (tmp) + 00 0000 8000h
ELSE
    (tmp) <-- ((op1))*((op2))
    (ACC) <-- (ACC) + (tmp) + 00 0000 8000h
END IF
    (MAL) <-- 0
    ((IDXi
CoMACM- op1, op2
IF (MP = 1) THEN
    (tmp) <-- ((op1))*((op2)) << 1
    (ACC) <-- (ACC) - (tmp)
ELSE
    (tmp) <-- ((op1))*((op2))
    (ACC) <-- (ACC) - (tmp)
END IF
((IDX i (-\otimes))) <-- ((IDX i))
CoMACMR op1, op2
IF (MP = 1) THEN
    (tmp) <-- ((op1))*((op2)) << 1
    (ACC) <-- (tmp) - (ACC)
ELSE
    (tmp) <-- ((op1))*((op2))
    (ACC) <-- (tmp) - (ACC)
END IF
((IDX i
CoMACMR op1, op2, rnd
IF (MP = 1) THEN
    (tmp) <-- ((op1))*((op2)) << 1
    (ACC) <-- (tmp) - (ACC) + 00 0000 8000h
ELSE
    (tmp) <-- ((op1))*((op2))
    (ACC) <-- (tmp) - (ACC) + 00 0000 8000h
END IF
    (MAL) <-- 0
    ((IDXi
DOUBLE WORD
40-bit signed value
```


## Multiply-Accumulate

## Description

Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32-bit product is first sign-extended, then and on condition the MP flag is set, it is one-bit left shifted, and next, it is optionally negated prior being added/subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. "-" option is used to negate the specified product, " $R$ " option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and performs two parallel memory reads. In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX ${ }_{i}$ overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on IDX ${ }_{\mathrm{i}}$, as explained by the following table

| Addressing Mode | Overwritten Address |
| :---: | :---: |
| $\left[I D X_{i}\right]$ | $($ no change $)$ |
| $\left[I D X_{i}+\right]$ | $\left(I D X_{i}\right)-2$ |
| $\left[I D X_{i}\right]$ | $\left(I D X_{i}\right)+2$ |
| $\left[I D X_{i}+Q X_{j}\right]$ | $\left(I D X_{i}\right)-\left(Q X_{j}\right)$ |
| $\left[I D X_{i}-Q X_{j}\right]$ | $\left(I D X_{i}\right)+\left(Q X_{j}\right)$ |

## MAC Flags

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | $*$ | $*$ | $*$ | $*$ |

N Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CoMACM | $\left[I D X_{i} \otimes\right]$, | $\left[R w_{m} \otimes\right]$ | Yes | 93 Xm D8 rrrr:rqqq | 4 |
| CoMACM- | $\left[I D X_{i} \otimes\right]$, | $\left[R w_{m} \otimes\right]$ | Yes | 93 Xm E8 rrrr:rqqq | 4 |
| CoMACM | $\left[I D X_{i} \otimes\right]$, | $\left[R w_{m} \otimes\right]$, rnd | Yes | 93 Xm D9 rrrr:rqqq | 4 |
| CoMACMR | $\left[I D X_{i} \otimes\right]$, | $\left[R w_{m} \otimes\right]$ | Yes | 93 Xm F8 rrrr:rqqq | 4 |
| CoMACMR | $\left[I D X_{i} \otimes\right]$, | $\left[R w_{m} \otimes\right]$, rnd | Yes | 93 Xm F9 rrrr:rqqq | 4 |

## Examples

```
COMACM [IDX1+QX0],[R10+QR1], rnd ; (ACC) <-- (ACC) + ((IDX1))*((R10)) + rnd
    ; (R10) <-- (R10) + (QR1)
    ; ( ((IDX1)-(QXO)) ) <-- ((IDX1))
    ; (IDX1) <-- (IDX1) + (QXO)
Repeat 3 times CoMACM
COMACM [IDX0 - QX0], [R8+QR0] ; (ACC) <-- (ACC) + ((IDX0))* ((R8))
; (R8) <-- (R8) + (QRO)
; ( ((IDXO) + (QXO)) ) <-- ((IDXO))
; (IDXO) <-- (IDXO) - (QXO)
Repeat MRW times CoMACM
COMACM [IDX1+QX1], [R7 - QR0] ; (ACC) <-- (ACC) - ((IDX1))*((R7))
; (R7) <-- (R7) - (QRO)
; ( ((IDX1) - (QX1)) ) <-- ((IDX1))
; (IDX1) <-- (IDX1) + (QX1)
```

```
CoMACM(R)u(-) Unsigned Multiply-Accumulate
Parallel Data Move & Optional Round
Group
Syntax
Operation
```


## Syntax

```
Operation
```


## Syntax

```
Operation
Syntax
Operation
Syntax
Operation
Data Types
Result
DOUBLE WORD
40-bit signed value
```


## Description

Multiplies the two signed 16-bit source operands "op1" and "op2". The unsigned 32 -bit product is first zero-extended, then optionally negated prior being added/subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. "-" option is used to negate the specified product, " $R$ " option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and performs two parallel memory reads. In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX $\mathrm{I}_{\mathrm{i}}$ overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on IDX ${ }_{i}$, as illustrated by the following table.:

| Addressing Mode | Overwritten Address |
| :---: | :---: |
| $\left[I D X_{i}\right]$ | $($ no change $)$ |
| $\left[I D X_{i}+\right]$ | $\left(I D X_{i}\right)-2$ |
| $\left[I D X_{i}\right]$ | $\left(I D X_{i}\right)+2$ |
| $\left[I D X_{i}+Q X_{j}\right]$ | $\left(I D X_{i}\right)-\left(Q X_{j}\right)$ |
| $\left[I D X_{i}-Q X_{j}\right]$ | $\left(I D X_{i}\right)+\left(Q X_{j}\right)$ |

## MAC Flags

| $\mathbf{N}$ | $\mathbf{Z}$ | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMACMu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ |  | Yes | 93 Xm 18 rrrr:rqqq | 44

## Examples

CoMACMu [IDX1+QX0], [R10+QR1], rnd; (ACC) <--(ACC) + ( IDX1)) * ((R10)) + rnd
; (R10) <-- (R10) + (QR1)
; ( ( (IDX1) - (QXO) ) $<--((I D X 1))$
; (IDX1) <-- (IDX1) + (QXO)
Repeat 3 times CoMACMu
CoMACMu [IDX0 - QX0], [R8+QR0] ; (ACC) <-- (ACC) + ((IDXO))*((R8))
; (R8) <-- (R8) + (QRO)
; $(((I D X O)+(Q X O)) \quad<--((I D X O))$
; (IDXO) <-- (IDXO) - (QXO)
Repeat MRW times CoMACMRu
CoMACMRu [IDX1+QX1], [R7-QR0] ; (ACC) <-- ((IDX1))* ((R7)) - (ACC)
; (R7) <-- (R7) - (QR0)
; ( ((IDX1) - (QX1)) $)$ <-- ((IDX1))
; (IDX1) <-- (IDX1) + (QX1)

```
CoMACM(R)us(-) Mixed Multiply-Accumulate
Parallel Data Move & Optional Round
Group
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
```


## Syntax

```
Operation
Data Types
Result
```


## Description

Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32 -bit product is first sign-extended, it is then optionally negated prior being added/subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. "-" option is used to negate the specified product, " $R$ " option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and performs two parallel memory reads.
In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX ${ }_{i}$ overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on IDX ${ }_{i}$, as illustrated by the following table:

| Addressing Mode | Overwritten Address |
| :---: | :---: |
| $\left[I D X_{i}\right]$ | $($ no change $)$ |
| $\left[I D X_{i}+\right]$ | $\left(I D X_{i}\right)-2$ |
| $\left[I D X_{i}\right]$ | $\left(I D X_{i}\right)+2$ |
| $\left[I D X_{i}+Q X_{j}\right]$ | $\left(I D X_{i}\right)-\left(\right.$ QX $\left._{\mathrm{j}}\right)$ |
| $\left[I D X_{i}-Q X_{j}\right]$ | $\left(I D X_{i}\right)+\left(\mathrm{QX}_{\mathrm{j}}\right)$ |

## MAC Flags

| N | Z | C | SV | E |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMACMus | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ |  | Yes | 93 Xm 98 rrrr:rqqq |$⿻ 4.4$

## Examples

```
CoMACMus [IDX1+QX0], [R10+QR1], rnd ; (ACC)<--(ACC) + ((IDX1))*((R10)) +rnd
    ; (R10) <-- (R10) + (QR1)
    ; ( ((IDX1) - (QXO)) )<-- ((IDX1))
    ; (IDX1) <-- (IDX1) + (QXO)
Repeat 3 times CoMACMus
CoMACMus [IDX0 - QX0], [R8+QR0] ; (ACC) <-- (ACC) + ((IDX0))*((R8))
    ; (R8) <-- (R8) + (QRO)
    ; ( ((IDXO) + (QXO)) ) <-- ((IDXO))
    ; (IDXO) <-- (IDXO) - (QXO)
Repeat MRW times CoMACMRus
CoMACMRus [IDX1+QX1], [R7 - QR0], rnd; (ACC)<--((IDX1))*((R7))-(ACC) +rnd
                                    ; (R7) <-- (R7) - (QRO)
                                    ; (((IDX1) - (QX1)) )<-- ((IDX1))
                                    ; (IDX1) <-- (IDX1) + (QX1)
```

```
CoMACM(R)su(-) Mix. Multiply-Accumulate
Parallel Data Move & Optional Round
Group
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Data Types
Result
```


## Description

Multiplies the two signed 16 -bit source operands "op1" and "op2". The obtained signed 32 -bit product is first sign-extended, it is then optionally negated prior being added/subtracted to/from the 40 -bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. "-" option is used to negate the specified product, " $R$ " option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and performs two parallel memory reads.
In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX ${ }_{i}$ overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on IDX ${ }_{i}$, as illustrated by the following table:

| Addressing Mode | Overwritten Address |
| :---: | :---: |
| $\left[I D X_{i}\right]$ | $($ no change $)$ |
| $\left[I D X_{i}+\right]$ | $\left(I D X_{i}\right)-2$ |
| $\left[I D X_{i}\right]$ | $\left(I D X_{i}\right)+2$ |
| $\left[I D X_{i}+Q X_{j}\right]$ | $\left(I D X_{i}\right)-\left(\right.$ QX $\left._{\mathrm{j}}\right)$ |
| $\left[I D X_{i}-Q X_{j}\right]$ | $\left(I D X_{i}\right)+\left(\mathrm{QX}_{\mathrm{j}}\right)$ |

## MAC Flags

| N | Z | C | SV | E |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

$\mathrm{N} \quad$ Set if the $\mathrm{m} . \mathrm{s} . \mathrm{b}$. of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMACMsu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ |  | Yes | 93 Xm 58 rrrr:rqqq |$⿻ 4$

## Example

```
CoMACMsu [IDX1+QX0], [R10+QR1], rnd ; (ACC)<-- (ACC) +((IDX1))* ((R10)) + rnd
    ; (R10) <-- (R10) + (QR1)
    ; ( ((IDX1) -(QX0)) ) <-- ((IDX1))
    ; (IDX1) <-- (IDX1) + (QXO)
Repeat 3 times CoMACMsu
CoMACMsu [IDX0 - QX0], [R8+QR0], rnd ; (ACC) <-- (ACC) + ((IDX0))*((R8))
; (R8) <-- (R8) + (QR0)
; ( ((IDXO) + (QXO)) )<-- ((IDXO))
; (IDXO) <-- (IDXO) - (QXO)
Repeat MRW times CoMACMRsu
CoMACMRsu [IDX1+QX1], [R7 - QR0], rnd ; (ACC) <-- ((IDX1))*((R7)) - (ACC) + rnd
; (R7) <-- (R7) - (QR0)
; (((IDX1)) - (QX1)) ) <-- ((IDX1))
; (IDX1) <-- (IDX1) + (QX1)
```

```
COMAX Maximum
Group Compare Instructions
Syntax CoMAXop1, op2
Operation (tmp) <-- (op2)\(op1)
    (ACC) <-- max( (ACC), (tmp) )
Data Types DOUBLE WORD
Result
```


## Maximum

```
Compare Instructions
CoMAXop1, op2
(tmp) <-- (op2) \\(op1)
(ACC) <-- max ( (ACC), (tmp) )
Data Types DOUBLE WORD
Result
40-bit signed value
```


## Description

Compares a signed 40-bit operand against the ACC register content. The 40-bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. If the contents of the ACC register is smaller than the 40-bit operand, then the ACC register is loaded with it. Otherwise the ACC register remains unchanged. The MS bit of the MCW register does not affect the result. This instruction is repeatable with indirect addressing modes.

## MAC Flags

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | 0 | - | ${ }^{*}$ | ${ }^{*}$ |

N Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Cleared always.
SV Not affected.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC register is changed. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMAX | $R w_{n}, R w_{m}$ | No | A3 nm 3A 00 | 4 |
| CoMAX | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 3A rrrr:rqqq | 4 |
| ComAX | $R w_{n}, \quad\left[R w_{m} \otimes\right]$ | Yes | $83 \mathrm{~nm} 3 A$ rrrr:rqqq | 4 |

## Examples



## ST10 FAMILY PROGRAMMING MANUAL

```
CoMIN Minimum
Group Compare Instructions
Syntax CoMIN op1, op2
Operation (tmp) <-- (op2)\(op1)
    (ACC) <-- min( (ACC), (tmp) )
Data Types DOUBLE WORD
Result 40-bit signed value
```


## Description

Compares a signed 40-bit operand against the ACC register content. The 40-bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. If the contents of the ACC register is greater than the 40-bit operand, then the ACC register is loaded with it. Otherwise the ACC register remains unchanged. The MS bit of the MCW register does not affect the result. This instruction is repeatable with indirect addressing modes.

## MAC Flags

| $\mathbf{N}$ | $\mathbf{Z}$ | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | - | $*$ | $*$ |

N Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Cleared always.
SV Not affected.
E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC register is changed. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMIN | $R w_{n}, ~ R w_{m}$ | No | A3 nm 7A 00 | 4 |
| CoMIN | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 7A rrrr:rqqq | 4 |
| CoMIN | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | 83 nm 7 A rrrr:rqqq | 4 |

## Examples

```
COMIN [IDX1+QX0], [R11+QR1] ; (ACC)<-- min( (ACC), ((R11))\((IDX1)) )
; (R11) <-- (R11) + (QR1)
; (IDX1) <-- (IDX1) + (QXO)
CoMIN R1, R10 ; (ACC) <-- min( (ACC), (R10)\ (R1)
Repeat 23 times CoMIN
COMIN R5, [R6 - QR0] ; (ACC) <-- min( (ACC), ((R6))\(R5)) )
; (R6) <-- (R6) - (QR0)
```

| CoMOV | Memory to Memory Move |  |
| :--- | :--- | ---: |
| Group | Transfer Instructions |  |
| Syntax | CoMOV | op1, op2 |
| Operation | (op1) | $<--\quad$ (op2) |
| Data Types | WORD |  |

## Description

Moves the contents of the memory location specified by the source operand, op2, to the memory location specified by the destination operand op1. This instruction is repeatable. Note that, unlike for the other instructions, IDX ${ }_{i}$ can address the entire memory. This instruction does not affect the Mac Flags but modify the CPU Flags as any other MOV instruction.

## CPU Flags

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | - | - | ${ }^{2}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
$V$ Not affected.
C Not affected.
N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

## MAC Flags

| N | Z | C | SV | E |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | SL |

N Not affected.
Z Not affected.
C Not affected.
SV Not affected.
E Not affected.
SL Not affected.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMOV | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | D3 Xm 00 rrrr:rqqq | 4 |

## Examples

Repeat 24 times CoMOV [IDX1+QX0], [R11+QR1] ; ((IDX1)) <-- ((R11))
; (R11) <-- (R11) + (QR1)
; (IDX1) <-- (IDX1) + (QX0)

## ST10 FAMILY PROGRAMMING MANUAL

| COMUL ( - ) | Signed Multiply \& Optional Round |
| :---: | :---: |
| Group | Multiply/Multiply-Accumulate Instructions |
| Syntax | CoMUL op1, op2 |
| Operation | $\left.\begin{array}{lcc} \text { IF } & \begin{array}{ll} (\mathrm{MP}=1) & \text { THEN } \\ (\mathrm{ACC}) \end{array} & <--((\mathrm{op} 1) \end{array} \quad(\mathrm{op} 2)\right) \ll 1$ |
|  | ELSE <br> (ACC) <-- (op1) * (op2) |
|  | END IF |
| Syntax | CoMUL- op1, op2 |
| Operation | ```IF (MP = 1) THEN (ACC) <-- - ( ((op1) * (op2)) << 1)``` |
|  | ELSE <br> (ACC) <-- - ( (op1) * (op2) ) |
|  | END IF |
| Syntax | CoMUL op1, op2, rnd |
| Operation | ```IF (MP = 1) THEN (ACC) <-- ((op1) * (op2)) << 1 + 00 0000 8000h``` |
|  | ELSE <br> (ACC) $<--(o p 1) *(o p 2)+0000008000_{h}$ |
|  | END IF <br> (MAL) $<--\quad 0$ |
| Data Types | DOUBLE WORD |
| Result | $32-\mathrm{bit}$ signed value |

## Description

Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32-bit product is first sign-extended, then and on condition MP is set, it is one-bit left shifted, and finally, it is optionally either negated or rounded before being stored in the 40-bit ACC register. The "-" option is used to negate the specified product while the "rnd" option is used to round the product using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. "rnd" and "-" are exclusive. This non-repeatable instruction allows up to two parallel memory reads

## MAC Flags

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | - | $*$ | $*$ |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Always cleared.
SV Not affected.
E Always cleared when MP is cleared, otherwise, only set in case of $8000_{h}$ by $8000_{h}$ multiplication.
SL Not affected when MP or MS are cleared, otherwise, only set in case of $8000_{h}$ by $8000_{h}$ multiplication.

## Addressing Modes

| Mnemonic |  |
| :---: | :---: |
| Comul | $R w_{n}, R w_{m}$ |
| ComUL- | $R w_{n}, R w_{m}$ |
| ComUL | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$, rnd |
| ComUL | $\left[I D X_{i} \otimes\right], \quad\left[R w_{m} \otimes\right]$ |
| CoMUL- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ |
| ComUL | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd |
| ComUL | $R W_{n},\left[R w_{m} \otimes\right]$ |
| CoMUL- | $R w_{n}, \quad\left[R w_{m} \otimes\right]$ |
| ComUL | $\mathrm{Rw}_{\mathrm{n}}, \quad\left[\mathrm{Rw} \mathrm{m}_{\mathrm{m}} \otimes\right]$, rnd |

Rep
No No

No
No No

No
No
No
No

## Format

## Bytes

| A3 | nm Co 00 | 4 |
| :---: | :---: | :---: |
| A3 | nm C8 00 | 4 |
| A3 | nm C1 00 | 4 |
| 93 | Xm C0 0:0qqq | 4 |
| 93 | Xm C8 0:0qqq | 4 |
| 93 | Xm C1 0:0qqq | 4 |
| 83 | $\mathrm{nm} \mathrm{CO} 0: 0 \mathrm{qqq}$ | 4 |
| 83 | nm C8 0:0qqq | 4 |
| 83 | nm C 1 0:0qqq | 4 |

## Examples

| CoMUL | R0, R1, rnd |  | $(\mathrm{ACC})<--(\mathrm{RO}) *(\mathrm{R} 1)+\mathrm{rnd}$ |
| :---: | :---: | :---: | :---: |
| CoMUL- | R2, [R6+] |  | $(\mathrm{ACC})<--\quad(\mathrm{R} 2) *((\mathrm{R} 6))$ |
|  |  |  | $(\mathrm{R} 6)<--(\mathrm{R} 6)+2$ |
| CoMUL | [IDX0+QX1], [R11+] | ; | ( ACC ) <-- ( (IDX0) )* ( R 11$)$ ) |
|  |  |  | $(\mathrm{R} 11)<--(\mathrm{R} 11)+2$ |
|  |  |  | $(\mathrm{IDX0})<--(I D X 0)+(Q X 1)$ |
| CoMUL- | [IDX1-], [R15+QR0] | ; | $(\mathrm{ACC})<--\quad-((\mathrm{IDX1}))^{*}((\mathrm{R} 15))$ |
|  |  |  | $(\mathrm{R} 15)<--(\mathrm{R} 15)+(\mathrm{LRO})$ |
|  |  | ; | $($ IDX1) <-- (IDX1) - 2 |
| COMUL | [IDX1+QX0], [R9 - QR1], rnd | ; | $(\mathrm{ACC})<--((\mathrm{DX1})) *((\mathrm{R} 9))$ |
|  |  |  | (R9) <-- (R9) - (QR1) |
|  |  |  | $(I D X 1)<--(I D X 1)+(Q X 0)$. |

## Multiplication Examples

| Cases | op 1 | op 2 | rnd | MAE | MAH | MAL | N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MP=0, MS = $x$ | $8000{ }_{\text {h }}$ | $8000{ }_{\text {h }}$ | 0 | $00_{\text {h }}$ | $4000{ }_{\text {h }}$ | 0000 ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
| $\mathrm{MP}=1, \mathrm{MS}=0$ |  |  | 0 | $00_{h}$ | $8000{ }_{\text {h }}$ | $0000{ }_{\text {h }}$ | 0 | 0 | 0 | - | 1 | - |
| $\mathrm{MP}=1, \mathrm{MS}=1$ |  |  | 0 | $00_{\text {h }}$ | $7 \mathrm{FFF} \mathrm{F}_{\mathrm{h}}$ | FFFF ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | 1 |
| MP=0, MS $=x$ | $7 \mathrm{FFF} \mathrm{h}^{\text {}}$ | $7 \mathrm{FFF} \mathrm{h}_{\mathrm{h}}$ | 0 | $00_{\text {h }}$ | $3 F F F_{\text {h }}$ | $0001_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
| $\mathrm{MP}=1, \mathrm{MS}=\mathrm{x}$ |  |  | 0 | $00_{\text {h }}$ | $7 \mathrm{FFE}_{\mathrm{h}}$ | 0002h | 0 | 0 | 0 | - | 0 | - |
| $\mathrm{MP}=1, \mathrm{MS}=\mathrm{x}$ |  |  | 1 | $00_{\text {h }}$ | $7 \mathrm{FFE}_{\mathrm{h}}$ | 0000 ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
| MP=0, MS = ${ }^{\text {a }}$ | $4001_{h}$ | F456h | 0 | $\mathrm{FF}_{\mathrm{h}}$ | FD15 ${ }_{\text {h }}$ | $7456{ }_{\text {h }}$ | 1 | 0 | 0 | - | 0 | - |
| $\mathrm{MP}=1, \mathrm{MS}=\mathrm{x}$ |  |  | 0 | $\mathrm{FF}_{\mathrm{h}}$ | ${\mathrm{FA} 2 A_{h}}$ | $\mathrm{E8AC}_{\text {h }}$ | 1 | 0 | 0 | - | 0 | - |
| MP $=0, \mathrm{MS}=\mathrm{x}$ |  |  | 1 | $\mathrm{FF}_{\mathrm{h}}$ | FD15 ${ }_{\text {h }}$ | 0000 ${ }_{\text {h }}$ | 1 | 0 | 0 | - | 0 | - |
| $\mathrm{MP}=1, \mathrm{MS}=\mathrm{x}$ |  |  | 1 | $\mathrm{FF}_{\mathrm{h}}$ | ${\mathrm{FA} 2 \mathrm{~B}_{\mathrm{h}}}^{\text {b }}$ | 0000 h | 1 | 0 | 0 | - | 0 | - |

## ST10 FAMILY PROGRAMMING MANUAL

```
CoMULu(-) Unsigned Multiply & Optional Round
Group Multiply/Multiply-Accumulate Instructions
Syntax
Operation
Syntax
Operation
Syntax
Operation
Data Types
Result
```

```
CoMULu op1, op2
```

CoMULu op1, op2
(ACC) <-- (op1) * (op2)
(ACC) <-- (op1) * (op2)
CoMULu- op1, op2
CoMULu- op1, op2
(ACC) <-- - ((op1) * (op2))
(ACC) <-- - ((op1) * (op2))
CoMULu op1, op2, rnd
CoMULu op1, op2, rnd
(ACC) <-- (op1) * (op2) + 00 0000 8000 h
(ACC) <-- (op1) * (op2) + 00 0000 8000 h
(MAL) <-- 0
(MAL) <-- 0
DOUBLE WORD

```
```

32-bit signed value

```
```

32-bit signed value

```

\section*{Description}

Multiply the two unsigned 16 -bit source operands "op1" and "op2". The unsigned 32 -bit product is first zero-extended, and then, it is optionally either negated or rounded before being stored in the 40 -bit ACC register. The result is never affected by the MP mode flag of the MCW register. The "-" option is used to negate the specified product while the "rnd" option is used to round the product using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. "rnd" and "-" are exclusive. This non-repeatable instruction allows up to two parallel memory reads.

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{c}{ N } & Z & C & SV & \multicolumn{2}{c}{ E } \\
\hline\(*\) & \(*\) & 0 & - & 0 & - \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Always cleared.
SV Not affected.
E Always cleared.
SL Not affected.

\section*{Addressing Modes}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Mnemonic} & Rep & \multicolumn{2}{|l|}{Format} & Bytes \\
\hline ComULu & \(R w_{n}, ~ R w_{m}\) & No & A 3 nm & 0000 & 4 \\
\hline CoMULu- & \(R w_{n}, ~ R w_{m}\) & No & A3 nm & 0800 & 4 \\
\hline ComULu & \(R w_{n}\), \(R w_{m}\), rnd & No & A3 nm & 0100 & 4 \\
\hline ComULu & \(\left[I D X_{i} \otimes\right], \quad\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right]\) & No & 93 Xm & 00 0:0qqq & 4 \\
\hline CoMULu- & \(\left[I D X_{i} \otimes\right], \quad\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right]\) & No & 93 Xm & \(080: 0 q q q\) & 4 \\
\hline ComULu & \(\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]\), rnd & No & 93 Xm & \(010: 0 q q 9\) & 4 \\
\hline ComULu & \(R w_{n}, \quad\left[R w_{m} \otimes\right]\) & No & 83 nm & 00 0:0qqq & 4 \\
\hline CoMULu- & \(R \mathrm{w}_{\mathrm{n}}, \quad\left[R \mathrm{w}_{\mathrm{m}} \otimes\right.\) ] & No & 83 nm & \(080: 0 \mathrm{qqq}\) & 4 \\
\hline ComULu & \(R w_{n},\left[R w_{m} \otimes\right]\), rnd & No & 83 nm & \(010: 0 \mathrm{qqq}\) & 4 \\
\hline
\end{tabular}

Notes: The result of CoMULu is never saturated, whatever the value of MS bit is. (see multiplication examples below).

\section*{Examples}


Multiplication Examples
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Cases & op 1 & op 2 & rnd & MAE & MAH & MAL & N & Z & C & SV & E & SL \\
\hline MP=x, MS=x & \(8000{ }_{\text {h }}\) & \(8000{ }_{\text {h }}\) & x & \(00_{\text {h }}\) & \(4000{ }_{\text {h }}\) & \(0^{0000}{ }_{\text {h }}\) & 0 & 0 & 0 & - & 0 & - \\
\hline \multirow[t]{2}{*}{MP=x, MS =x} & \multirow[t]{2}{*}{\(7 \mathrm{FFF}_{\mathrm{h}}\)} & \multirow[t]{2}{*}{\(7 \mathrm{FFF}_{\mathrm{h}}\)} & 0 & \(00_{\text {h }}\) & \(3 \mathrm{FFF}_{\mathrm{h}}\) & 0001 \({ }_{\text {h }}\) & 0 & 0 & 0 & - & 0 & - \\
\hline & & & 1 & \(00_{\text {h }}\) & \(3 \mathrm{FFF}_{\mathrm{h}}\) & \(0^{0000}{ }_{\text {h }}\) & 0 & 0 & 0 & - & 0 & - \\
\hline \multirow[t]{2}{*}{MP=x, MS =x} & \multirow[t]{2}{*}{\(8001_{\text {h }}\)} & \multirow[t]{2}{*}{F456h} & 0 & \(00_{\text {h }}\) & \(7 \mathrm{~A} 2 \mathrm{~B}_{\mathrm{h}}\) & F456h & 0 & 0 & 0 & - & 0 & - \\
\hline & & & 1 & \(00_{\text {h }}\) & 7A2Ch & \(0^{0000}{ }_{\text {h }}\) & 0 & 0 & 0 & - & 0 & - \\
\hline \multirow[t]{2}{*}{MP=x, MS =x} & \multirow[t]{2}{*}{\(\mathrm{FFFF}_{\mathrm{h}}\)} & \multirow[t]{2}{*}{\(\mathrm{FFFF}_{\mathrm{h}}\)} & 0 & \(00_{h}\) & FFFE \(_{\text {h }}\) & 0001h & 0 & 0 & 0 & - & 0 & - \\
\hline & & & 1 & \(00_{h}\) & FFFE \(_{\text {h }}\) & \(0^{0000}{ }_{\text {h }}\) & 0 & 0 & 0 & - & 0 & - \\
\hline
\end{tabular}
```

CoMULus (-)
Group
Syntax
Operation
Syntax
Operation
Syntax
Operation

```

\section*{Data Types}

\section*{Result}
```

Mixed Multiply \& Optional Round

```
Mixed Multiply & Optional Round
    Multiply/Multiply-Accumulate Instructions
    Multiply/Multiply-Accumulate Instructions
    CoMULus op1, op2
    CoMULus op1, op2
    (ACC) <-- (op1) * (op2)
    (ACC) <-- (op1) * (op2)
    CoMULus- op1, op2
    CoMULus- op1, op2
    (ACC) <-- - ((op1) * (op2))
    (ACC) <-- - ((op1) * (op2))
CoMULus op1, op2, rnd
CoMULus op1, op2, rnd
    (ACC) <-- (op1) * (op2) + 00 0000 8000 h
    (ACC) <-- (op1) * (op2) + 00 0000 8000 h
    (MAL) <-- 0
    (MAL) <-- 0
DOUBLE WORD
DOUBLE WORD
32-bit signed value
```

32-bit signed value

```

\section*{Description}

Multiply the two 16 -bit unsigned and signed source operands "op1" and "op2", respectively. The obtained signed 32 -bit product is first sign-extended, then it is optionally either negated or rounded before being stored in the 40 -bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. The "-" option is used to negate the specified product while the "rnd" option is used to round the product using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. "rnd" and "-" are exclusive. This non-repeatable instruction allows up to two parallel memory reads.

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{c}{ N } & Z & C & SV & \multicolumn{1}{c}{ E } & SL \\
\hline\({ }^{*}\) & \({ }^{*}\) & 0 & - & 0 & - \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Always cleared.
SV Not affected.
E Always cleared.
SL Not affected.

\section*{Addressing Modes}


\section*{Examples}


\section*{Multiplication Examples}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Cases & op 1 & op 2 & rnd & MAE & MAH & MAL & N & Z & C & SV & E & SL \\
\hline MP=x, MS=x & \(8000{ }_{\text {h }}\) & \(8000_{\text {h }}\) & x & \(\mathrm{FF}_{\mathrm{h}}\) & \(\mathrm{C} 00 \mathrm{O}_{\mathrm{h}}\) & \(0000{ }_{\text {h }}\) & 1 & 0 & 0 & - & 0 & - \\
\hline \multirow[t]{2}{*}{MP=x, MS =x} & \multirow[t]{2}{*}{\(7 \mathrm{FFF}_{\mathrm{h}}\)} & \multirow[t]{2}{*}{\(7 \mathrm{FFF} \mathrm{F}_{\mathrm{h}}\)} & 0 & \(00_{\text {h }}\) & \(3 \mathrm{FFF}_{\mathrm{h}}\) & 0001 \({ }_{\text {h }}\) & 0 & 0 & 0 & - & 0 & - \\
\hline & & & 1 & \(00_{\text {h }}\) & \(3 \mathrm{FFF}_{\mathrm{h}}\) & \(0000{ }_{\text {h }}\) & 0 & 0 & 0 & - & 0 & - \\
\hline \multirow[t]{2}{*}{MP=x, MS =x} & \multirow[t]{2}{*}{\(8001_{h}\)} & \multirow[t]{2}{*}{F456h} & 0 & \(\mathrm{FF}_{\mathrm{h}}\) & FA2A \({ }_{\text {h }}\) & F456h & 1 & 0 & 0 & - & 0 & - \\
\hline & & & 1 & \(\mathrm{FF}_{\mathrm{h}}\) & \({\mathrm{FA} 2 \mathrm{~B}_{\mathrm{h}}}\) & 0000 \({ }_{\text {h }}\) & 1 & 0 & 0 & - & 0 & - \\
\hline
\end{tabular}
```

CoMULsu (-)
Group
Syntax
Operation
Syntax
Operation
Syntax
Operation
Data Types

```

\section*{Result}

CoMULsu (-)
Group

\section*{Syntax}

Operation
Syntax
Operation
Syntax
Operation

Data Types

Mixed Multiply \& Optional Round
Multiply/Multiply-Accumulate Instructions CoMULsu op1, op2
(ACC) <-- (op1) * (op2)
CoMULsu- op1, op2
(ACC) <-- \(((\mathrm{op} 1) *(\mathrm{op} 2))\)
CoMULsu op1, op2, rnd
(ACC) \(<--(o p 1) *(o p 2)+0000008000_{h}\)
(MAL) <-- 0
DOUBLE WORD
32-bit signed value

\section*{Description}

Multiply the two 16-bit signed and unsigned source operands "op1" and "op2", respectively. The obtained signed 32 -bit product is first sign-extended, then, it is optionally either negated or rounded before being stored in the 40-bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. The "-" option is used to negate the specified product while the "rnd" option is used to round the product using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. "rnd" and "-" are exclusive. This non-repeatable instruction allows up to two parallel memory reads.

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{c}{ N } & Z & C & SV & \multicolumn{2}{c}{ E } \\
\hline\(*\) & \(*\) & 0 & - & 0 & - \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Always cleared.
SV Not affected.
E Always cleared.
SL Not affected.

\section*{Addressing Modes}


\section*{Examples}


\section*{Multiplication Examples}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Cases & op 1 & op 2 & rnd & MAE & MAH & MAL & N & Z & C & SV & E & SL \\
\hline MP=x, MS =x & \(8000{ }_{\text {h }}\) & \(8000{ }_{\text {h }}\) & x & \(\mathrm{FF}_{\mathrm{h}}\) & COOO h & 0000h & 1 & 0 & 0 & - & 0 & - \\
\hline \multirow[t]{2}{*}{MP=x, MS =x} & \multirow[t]{2}{*}{\(7 \mathrm{FFF}_{\mathrm{h}}\)} & \multirow[t]{2}{*}{\(7 \mathrm{FFF} \mathrm{h}^{\text {}}\)} & 0 & \(00_{h}\) & \(3 \mathrm{FFF}_{\mathrm{h}}\) & 0001h & 0 & 0 & 0 & - & 0 & - \\
\hline & & & 1 & \(0^{0}\) & \(3 F F F_{h}\) & 0000h & 0 & 0 & 0 & - & 0 & - \\
\hline \multirow[t]{2}{*}{MP=x, MS = \(x\)} & \multirow[t]{2}{*}{8001 h} & \multirow[t]{2}{*}{F456h} & 0 & \(\mathrm{FF}_{\mathrm{h}}\) & 85D5 \({ }_{\text {h }}\) & F456h & 1 & 0 & 0 & - & 0 & - \\
\hline & & & 1 & \(\mathrm{FF}_{\mathrm{h}}\) & 85D6h & \(0000{ }_{h}\) & 1 & 0 & 0 & - & 0 & - \\
\hline
\end{tabular}
```

CoNEG Negate Accumulator with Optional Rounding
Group 32-bit Arithmetic Instructions
Syntax CoNEG
CoNEG nd
Operation IF (rnd) THEN
(ACC) <-- 0-(ACC) + 00 0000 8000 h
(MAL) <-- 0
ELSE
(ACC) <-- 0 - (ACC)
END IF
Data Types
Result
ACCUMULATOR
40-bit signed value

```

\section*{Description}

The Accumulator content is subtracted from zero and the result is optionally rounded before being stored in the accumulator register. With "rnd" option MAL is cleared. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF FFFF \({ }_{h}\) or FF 8000 \(0000_{h}\), respectively. This instruction is not repeatable

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\hline N & z & C & Sv & E & SL \\
\hline * & * & * & * & * & * \\
\hline
\end{tabular}

N Set if the m.s.b. of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

\section*{Addressing Modes}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Mnemonic & & Rep & \multicolumn{4}{|l|}{Format} & Bytes \\
\hline Coneg & & No & A3 & 00 & 32 & 00 & 4 \\
\hline CoNEG & rnd & No & A3 & 00 & 72 & 00 & 4 \\
\hline
\end{tabular}

\section*{Examples}
\begin{tabular}{lll} 
CONEG & & \(;(A C C)<-0-(A C C)\) \\
CoNEG & rnd & \(;(A C C)<--0-(A C C)+\) rnd
\end{tabular}
\begin{tabular}{|c|c|c|c||c||c|c|c|c|c|c|}
\hline Instr & MS & rnd & ACC (before) & ACC (after) & N & Z & C & SV & E & SL \\
\hline CoNEG & x & No & \(0012345678_{\mathrm{h}}\) & FF EDCB A988 & h & 1 & 0 & 0 & - & 0 \\
\hline CoNEG & x & Yes & \(0012345678_{\mathrm{h}}\) & FF EDCC \(0000_{\mathrm{h}}\) & 1 & 0 & 0 & - & 0 & - \\
\hline
\end{tabular}
```

CoNOP No-Operation
Group 40-bit Arithmetic Instructions
Syntax
Operation No Operation

```

\section*{Description}

Modifies the address pointers without changing the internal MAC-Unit registers.

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{c}{ N } & Z & C & SV & E & SL \\
\hline- & - & - & - & - & - \\
\hline
\end{tabular}

N Not affected
Z Not affected
C Not affected
SV Not affected
E Not affected
SL Not affected

\section*{Addressing Modes}
\begin{tabular}{lllll} 
Mnemonic & & Rep & Format & Bytes \\
CoNOP & {\(\left[R w_{m} \otimes\right]\)} & Yes & \(931 m 5 A\) rrrr:rqqq & 4 \\
CoNOP & {\(\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]\)} & Yes & 93 Xm 5A rrr:rqqq & 4
\end{tabular}

\section*{Example}
CoNOP
[IDX0+QX1], [R11+QR1]
\[
\begin{aligned}
& ;(\text { R11 })<--(\text { R11 })+(\text { QR1 }) \\
& ;(\text { IDX0 }<--(\text { IDX0 })+(\text { QX1 })
\end{aligned}
\]

\section*{ST10 FAMILY PROGRAMMING MANUAL}
```

CoRND Round Accumulator
Group Shift Instructions
Syntax
Operation (ACC) <-- (ACC) + 00 0000 8000 h
Data Types
Result
40-bit signed value

```

\section*{Description}

Rounds the ACC register contents by adding 0000 8000h to it and store the result in the ACC register and the lower part of the ACC register, MAL, is cleared. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF FFFF \({ }_{h}\) or FF \(80000000_{h}\), respectively. This instruction is not repeatable.

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{c}{\(\mathbf{N}\)} & \(\mathbf{Z}\) & \(\mathbf{C}\) & SV & E & SL \\
\hline\(*\) & \(*\) & \(*\) & \(*\) & \(*\) & \(*\) \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

\section*{Addressing Modes}
\begin{tabular}{llll} 
Mnemonic & Rep & Format & Bytes \\
CORND & No & A3 00 B2 00 & 4
\end{tabular}

Notes: CoRND is equivalent to CoASHR \#0, rnd.

\section*{Example}
```

CoRND ; (ACC) <-- (ACC) + rnd

```
```

CoSHL Accumulator Logical Shift Left
Group Shift Instructions
Syntax
Operation
Data types
Result

```

\section*{Description}

Shifts the ACC register left by the number of times specified by the operand op1. The least significant bits of the result are filled with zeros. Only shift values from 0 to 8 (inclusive) are allowed. "op1" can be either a 5 -bit unsigned immediate data, or the least significant 5 bits (considered as unsigned data) of any register directly or indirectly addressed operand. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 007 FFF \(\mathrm{FFFF}_{\mathrm{h}}\) or FF \(80000000_{\mathrm{h}}\), respectively. This instruction is repeatable when "op1" is not an immediate operand.

\section*{MAC Flags}
\begin{tabular}{cc|c|c|c|c|c|}
\multicolumn{1}{c}{\(\mathbf{N}\)} & \(\mathbf{Z}\) & C & SV & E & SL \\
\hline\(*\) & \(*\) & \(*\) & \(*\) & \(*\) & \(*\) \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Carry flag is set according to the last most significant bit shifted out of ACC.
SV Set if the last shifted out bit is different from N .
E Set if the MAE is used. Cleared otherwise.
SL Set if the content of the ACC is automatically saturated. Not affected otherwise.

\section*{Addressing Modes}
\begin{tabular}{lllll} 
Mnemonic & & Rep & Format & Bytes \\
CoSHL & \(R w_{n}\) & Yes & A3 nn 8A rrrr:r000 & 4 \\
CoSHL & \(\# d a t a_{5}\) & No & A3 0082 ssss:s000 & 4 \\
CoSHL & {\(\left[R w_{m} \otimes\right]\)} & Yes & 83 mm 8A rrrr:rqqq & 4
\end{tabular}

\section*{Examples}


\section*{ST10 FAMILY PROGRAMMING MANUAL}
```

CoSHR Accumulator Logical Shift Right
Group Shift Instructions
Syntax
Operation
Data Types
Result

```

\section*{Data Types}
```

Result

```
```

CoSHR op1
(count) <-- (op1)
(C) <-- 0
DO WHILE (count) \not= 0
((ACC)
(ACC 39) <-- 0
(count) <-- (count) -1
END WHILE
ACCUMULATOR

```

\section*{Description}

Shifts the ACC register right by as many times as specified by the operand op1. The most significant bits of the result are filled with zeros accordingly. Only shift values contained between 0 and 8 are allowed. "op1" can be either a 5 -bit unsigned immediate data, or the least significant 5 bits (considered as unsigned data) of any register directly or indirectly addressed operand. The MS bit of the MCW register does not affect the result. This instruction is repeatable when "op 1 " is not an immediate operand.

\section*{MAC Flags}
\begin{tabular}{ccc|c|c|c|c|}
\multicolumn{1}{c}{\(\mathbf{N}\)} & \(\mathbf{Z}\) & C & SV & E & SL \\
\hline\(*\) & \(*\) & 0 & - & \(*\) & - \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Cleared always.
SV Not affected.
E Set if the MAE is used. Cleared otherwise.
SL Not affected.

\section*{Addressing Modes}
\begin{tabular}{llllll} 
Mnemonic & & Rep & Format & Bytes \\
CoSHR & \(R w_{n}\) & Yes & A3 nn 9A rrrr:r000 & 4 \\
CoSHR & \(\# d a t a_{5}\) & No & A3 00 92 ssss:s000 & 4 \\
CoSHR & {\(\left[R w_{m}{ }^{\otimes}\right]\)} & Yes & 83 mm 9 A rrrr:rqqq & 4
\end{tabular}

\section*{Examples}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline CoSHR & \# 3 & ; (ACC) & <-- & ( ACC ) & >> & 3 \\
\hline CoSHR & R3 & ; (ACC) & <-- & ( ACC ) & >> & (R3) 4-0 \\
\hline CoSHR & [R10 - QR0] & ; (ACC) & <-- & ( ACC ) & >> & ( (R10) ) 4-0 \\
\hline & & ; (R10) & <-- & (R10) & & QR0) \\
\hline
\end{tabular}
\begin{tabular}{llc} 
CoStORE & Store a MAC-Unit Register \\
Group & Transfer & Instructions \\
Syntax & CoSTORE & op1, op2 \\
Operation & (op1) & \(<--\quad\) (op2) \\
Data Types & WORD &
\end{tabular}

\section*{Description}

Moves the contents of a MAC-Unit register specified by the source operand op2 to the location specified by the destination operand op1. This instruction is repeatable with destination indirect addressing mode (for example to clear a table in memory)

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{c}{ N } & Z & C & SV & E & SL \\
\hline- & - & - & - & - & - \\
\hline
\end{tabular}

N Not affected
Z Not affected
C Not affected
SV Not affected
E Not affected
SL Not affected

\section*{Addressing Modes}
\begin{tabular}{lllll} 
Mnemonic & & Rep & Format & Bytes \\
CoSTORE & \(R w_{n}\), CoReg & No & C3 nn wwww:w000 00 & 4 \\
CoSTORE & {\(\left[R w_{n} \otimes\right]\), CoReg } & Yes & B3 nn wwww:w000 rrrr:rqqq & 4
\end{tabular}

Note: Due to pipeline side effects, CoSTORE cannot be directly followed by a MOV instruction, the source operand of which is also a MAC-Unit register such as MSW, MAH, MAL, MAS, MRW or MCW. In this case, a NOP must be inserted between the CoSTORE and MOV instruction.

\section*{Examples}
```

CoSTORE [R11+QR1], MAS ; ((R11)) <-- limited((ACC))
; (R11) <-- (R11) + (QR1)
Repeat 3 times CoSTORE
CoSTORE [R2-], MAL ; ((R2)) <-- (MAL)
; (R2) <-- (R2) - 2

```

\section*{ST10 FAMILY PROGRAMMING MANUAL}


\section*{Description}

Subtracts a 40-bit operand from the 40-bit Accumulator contents or vice-versa when the "R" option is used, and stores the result in the accumulator. The 40-bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW), which is then sign-extended. The "2" option indicates that the 40-bit operand is also multiplied by 2, prior to being subtracted/added from/to the ACC/negated ACC. When the most significant bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes \(007 \mathrm{FFF} \mathrm{FFFF}_{\mathrm{h}}\) or FF \(80000000_{\mathrm{h}}\), respectively. This instruction is repeatable with indirect addressing modes, and allows up to two parallel memory reads

\section*{MAC Flags}
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{c}{\(\mathbf{N}\)} & \(\mathbf{Z}\) & C & SV & E & SL \\
\hline\(*\) & \(*\) & \(*\) & \(*\) & \(*\) & \(*\) \\
\hline
\end{tabular}
\(\mathrm{N} \quad\) Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E \(\quad\) Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Note: The E-flag is set when the nine highest bits of the accumulator are not equal. The SV-flag is set, when a 40-bit arithmetic overflow/ underflow occurs.

\section*{Addressing Modes}
\begin{tabular}{lll} 
Mnemonic & \\
CoSUB & \(R w_{n}, ~ R w_{m}\) \\
CoSUBR & \(R w_{n}, ~ R w_{m}\) \\
CoSUB2 & \(R w_{n}, ~ R w_{m}\) \\
CoSUB2R & \(R w_{n}, \quad R w_{m}\) \\
CoSUB & {\(\left[I D X_{i} \otimes\right], \quad\left[R w_{m} \otimes\right]\)} \\
CoSUBR & {\(\left[I D X_{i} \otimes\right], \quad\left[R w_{m} \otimes\right]\)} \\
CoSUB2 & {\(\left[I D X_{i} \otimes\right], \quad\left[R w_{m} \otimes\right]\)} \\
CoSUB2R & {\(\left[I D X_{i} \otimes\right], \quad\left[R w_{m} \otimes\right]\)} \\
CoSUB & \(R w_{n}, \quad\left[R w_{m} \otimes\right]\) \\
CoSUBR & \(R w_{n}, \quad\left[R w_{m} \otimes\right]\) \\
CoSUB2 & \(R w_{n}, \quad\left[R w_{m} \otimes\right]\) \\
CoSUB2R & \(R w_{n}, \quad\left[R w_{m} \otimes\right]\)
\end{tabular}
\begin{tabular}{|c|c|}
\hline Rep & Format \\
\hline No & A3 nm 0A 00 \\
\hline No & A3 nm 1200 \\
\hline No & A3 nm 4A 00 \\
\hline No & A3 nm 5200 \\
\hline Yes & 93 Xm 0A rrrr:rqqq \\
\hline Yes & 93 Xm 12 rrrr : rqqq \\
\hline Yes & 93 Xm 4A rrrr:rqqq \\
\hline Yes & 93 Xm 52 rrrr:rqqq \\
\hline Yes & 83 nm 0A rrrr:rqqq \\
\hline Yes & 83 nm 12 rrrr :rqqq \\
\hline Yes & 83 nm 4 A rrrr:rqqq \\
\hline Yes & 83 nm 52 rrrr :rqqq \\
\hline
\end{tabular}

\section*{Bytes}

\section*{Examples}
\begin{tabular}{lll} 
CoSUB & \(R 0\), & \(R 1\) \\
CoSUB2 & \(R 2\), & {\([R 6+]\)}
\end{tabular}
; \((\mathrm{ACC})<--(\mathrm{ACC})-(\mathrm{R} 1) \backslash(\mathrm{R} 0)\)
\(;(\mathrm{ACC})<--(\mathrm{ACC})-2^{*}(((\mathrm{R} 6)) \backslash(\mathrm{R} 2))\)
\(;(\mathrm{R} 6)<--(\mathrm{R} 6)+2\)

Repeat 3 times CoSUB
CoSUB [IDX1+QX1], [R10+QR0]
```

; (ACC) <-- (ACC) - ( ((R10))$(IDX1)) )
; (R10) <-- (R10) + (QR0)
; (IDX1) <-- (IDX1) + (QX1)
```
\(\begin{array}{ll}\text { Repeat MRW times CoSUB2R } \\ \text { CoSUB2R } & R 4, \quad[R 8-Q R 1]\end{array}$
; (ACC) <-- 2* ( ( R 8$))$ ( R 4$)$ ) - (ACC) ; (R8) <-- (R8) - (QR1)

Subtraction Examples

| Instr. | MS | op 1 | op 2 | ACC (before) | ACC (after) | N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CoSUB | x | $183 A_{h}$ | $72 \mathrm{AC}_{\mathrm{h}}$ | 00 7FFF FFFF ${ }_{\text {h }}$ | 000 D 53 E7C5 ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
| CoSUBR | x | $183 A_{h}$ | $72 \mathrm{AC}_{\mathrm{h}}$ | 00 7FFF FFFF ${ }_{\text {h }}$ | FF F2AC 183B ${ }_{\text {h }}$ | 1 | 0 | 1 | - | 0 | - |
| CoSUB2 | x | $0 \mathrm{C1D} \mathrm{D}$ | 3956h | 00 E604 5564h | 0073583 2AA ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
| CoSUB2R | x | $0 \mathrm{C1D} \mathrm{D}_{\mathrm{h}}$ | 3956 ${ }_{\text {h }}$ | 00 E604 5564h | FF 8CA7 C2D6h | 1 | 0 | 1 | - | 0 | - |
| CoSUB | 0 | $\mathrm{FFFF}_{\mathrm{h}}$ | FFFF ${ }_{\text {h }}$ | 7F FFFF FFFFF | $8000000000_{\text {h }}$ | 1 | 0 | 1 | 1 | 1 | - |
|  | 1 |  |  |  | 007 FFF FFFF ${ }_{\text {h }}$ | 0 | 0 | 1 | 1 | 0 | 1 |
| CoSUB2 | 0 | $0000{ }_{\text {h }}$ | $3000_{\text {h }}$ | 7F FFFF FFFF ${ }_{\text {h }}$ | 7F 9FFF FFFF ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 1 | - |
| CoSUB2 | 0 | 0001h | 0000h | $8000000000_{\text {h }}$ | 7F FFFF FFFE ${ }_{\text {h }}$ | 0 | 0 | 0 | 1 | 1 | - |
|  | 1 |  |  |  | FF $80000000{ }_{\text {h }}$ | 1 | 0 | 0 | 1 | 0 | 1 |

## ST10 FAMILY PROGRAMMING MANUAL

## 4 - REVISION HISTORY

## Revision 5 - version 1 of January 2000

Chapter 2.1.4
See 1: GPRAddress $=(C P+2 \times$ ShortAddress $)$
See 3: LongAddress = (GPRAddress) + Constant)
See 4: PhysicalAddress = (DPPi) + LongAddress ^ 3FFFh
See5: (GPRPAddress) $=($ GPRDAddress $)+\Delta$
Chapter 2.2.3 Additional State Times:
"Jumps into the internal ROM Space :..."

- Label
- In + 1
$-I_{n}+2$ JMPR cc_NC, label
Chapter 2.4:
Table 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19,
All column 16 bit N -MUX, 16 bit MUX, 8 bit $\mathrm{N}-\mathrm{MUX}, 8$ bit MUX.


## Revision A - revision 4

This document number 7096626A is the transfer onto ADCS of document 42-1735-05 on the Bristol document control system. This revision includes extensive modifications to format. The major modifications to content are summarized in this table:

| $\mathrm{r} \rightarrow \mathrm{R}$ | In MAC instructions, upper case R has replaced lower case r for Reverse operation. |
| :---: | :---: |
| \#data ${ }_{4}$-> \#data ${ }_{5}$ | In MAC instructions, immediate shift value uses 5 bits to be coded, not 4. |
| Table 30 <br> Instr. CoMACMus Instr. CoMACMusInstr. CoMACMus rnd Instr. CoMACMR | function code is 98 function code is A8 function code is 99 function code is F9 |
| Instr. CoMACM(R)su(-) Addressing Mode <br> CoMACRsu [IDX $\otimes$ ] , [Rw $\left.{ }_{\mathrm{m}} \otimes\right]$ <br> CoMACRsu $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd CoMACRsu $R w_{n}$, $\left[R w_{m} \otimes\right]$, rnd | 93 Xm 70 rrrr:rqqq 93 Xm 71 rrrr:rqqq 93 Xm 71 rrrr:rqq9 |
| correction in Multiplication examples CoMULu(-) and coMULus(-) |  |
| Instruction BMOV | flag Z corrected |
| Instruction BMOVN | flag Z corrected |
| Instruction JNBS | flag Z corrected |
| Instruction MUL | flag N corrected |
| Instruction MULU | flag N corrected |
| Instruction SUBCB | flag Z corrected |

## Revision 4 - revision 3

| Instructions: CoMULsu(-), CoMULus(-), <br> CoMAC(r)su(-), CoMAC(r)us(-), CoMACM(r)su(-), <br> CoMAC(r)us(-), CoNOP, CoSHL, CoSHR, CoASHR, <br> CoSTORE | Addressing modes corrected. <br> Function code in Table 30 corrected. |
| :--- | :--- |
| Instructions JBC and JNBS: | Condition flags corrected. |
| Table 22: Instruction set ordered by Hex code : | Updated to include section C0-FF, MAC <br> instructions and working register indexes. |
| Instruction CoMULus(-): | Example corrected. |
| Table 5: Branch target address summary : | Seg address range corrected. |
| Table 24: Condition codes : | Condition Code Mnemonic cc_N corrected. |
| Section 2.4.6: Repeated instruction syntax: | Sentence added. |
| Instruction CoSHL: | Description clarified: "Only shift values from 0 <br> to 8 (inclusive)". |
| Instruction CoNOP: | [IDX; $\otimes$ ] addressing mode and example <br> removed. Reference to this addressing mode <br> removed from Table 29. |
| Instruction BCLR: | Condition flag Z corrected. |
| MAC instruction descriptions: | Ordered Alphabetically. |
| Section 2.1: Addressing modes: | Paragraph added. |
| Section 1.2.1: Definition of measurement units: | [Fcpu] changed to 0-50MHz. |

## Revision 3 - revision 2

CoSUB2r replaced CoSUBr2.
In MAC instructions, lower case $r$ has replaced upper case $R$ for optional repeat.

## Revision 2 - revision 1

"Definition of measurement units" on page 12, ALE Cycle Time corrected.
"Integer Addition with Carry" on page 59: instruction name changed from ADDBC to ADDCB.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

## The ST logo is a registered trademark of STMicroelectronics

© $\mathbf{2 0 0 0}$ STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco
The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
http://www.st.com

