FM0+ S6E1A1 Series

32-bit ARM[™] Cortex[™]-M0+ based Microcontroller S6E1A11B0A/S6E1A11C0A,S6E1A12B0A/S6E1A12C0A

Data Sheet (Preliminary)



Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications.





Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

FM0+ S6E1A1 Series

32-bit ARM[™] Cortex[™]-M0+ based Microcontroller S6E1A11B0A/S6E1A11C0A,S6E1A12B0A/S6E1A12C0A



Data Sheet (Preliminary)

1. Description

The S6E1A1 Series is a series of highly integrated 32-bit microcontrollers designed for embedded controllers aiming at low power consumption and low cost.

This series has the ARM Cortex-M0+ Processor with on-chip Flash memory and SRAM, and consists of peripheral functions such as various timers, ADCs and communication interfaces (UART, CSIO, I²C, LIN).

The products which are described in this data sheet are placed into TYPE1 product categories in "FM0+Family PERIPHERAL MANUAL".

Note:

ARM and Cortex are the trademarks of ARM Limited in the EU and other countries.



Table of Contents

1.		•		
2.				
3.	Produ	ct Lineup .		9
4.	Packa	ges		10
5.	Pin As	ssignment.		11
6.	List of	Pin Funct	ions	16
7.	I/O Ci	rcuit Type.		27
8.	Handl	ing Precau	utions	32
	8.1	Precautio	ons for Product Design	32
	8.2	Precautio	ons for Package Mounting	33
	8.3	Precautio	ons for Use Environment	35
9.		•	S	
10.		•		
11.		,		
12.		•		
13.			ch CPU State	
14.	Electri		cteristics	
	14.1		Maximum Ratings	
	14.2		ended Operating Conditions	
	14.3	DC Chara	acteristics	
		14.3.1	Current Rating	
		14.3.2	Pin Characteristics	53
	14.4	AC Chara	acteristics	54
		14.4.1	Main Clock Input Characteristics	
		14.4.2	Sub Clock Input Characteristics	
		14.4.3	Built-in CR Oscillation Characteristics	
		14.4.4	Operating Conditions of Main PLL (In the case of using the main clock as	
			input clock of the PLL)	
		14.4.5	Operating Conditions of Main PLL (In the case of using the built-in high-sp	-
			CR clock as the input clock of the main PLL)	
		14.4.6	Reset Input Characteristics	
		14.4.7	Power-on Reset Timing	
		14.4.8	Base Timer Input Timing	
		14.4.9	CSIO Timing	
		14.4.10	External Input Timing	
		14.4.11	QPRC Timing	
		14.4.12	I ² C Timing	
		14.4.13	SW-DP Timing	
	14.5		O Converter	
	14.6	Low-volta	age Detection Characteristics	
		14.6.1	Low-voltage Detection Reset	
		14.6.2	Low-voltage Detection Interrupt	
	14.7		mory Write/Erase Characteristics	
	14.8		me from Low-Power Consumption Mode	
		14.8.1	Return Factor: Interrupt/WKUP	
	_	14.8.2	Return Factor: Reset	
15.		•	ation	
16.		•	sions	
17.	Major	Changes.		98



2. Features

32-bit ARM Cortex-M0+ Core

- Processor version: r1p1
- Maximum operating frequency: 40 MHz
- Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 32 peripheral interrupt with 4 selectable interrupt priority levels
- 24-bit System timer (Sys Tick): System timer for OS task management

Bit Band operation

Compatible with Cortex-M3 bit band operation.

On-chip Memory

- Flash memory
 - Up to 88 Kbyte
 - Read cycle:0 wait-cycle
 - Security function for code protection

■ SRAM

The on-chip SRAM of this series has one independent SRAM.

- SRAM: 6 Kbyte

Multi-function Serial Interface (Max 3channels)

- 128 bytes with FIFO in all channels (The number of FIFO steps varies depending on the settings of the communication mode or bit length.)
- The operation mode of each channel can be selected from one of the following.
 - UART
 - CSIO
 - LIN
 - I²C

■ UART

- Full duplex double buffer
- Parity can be enabled or disabled.
- Built-in dedicated baud rate generator
- External clock available as a serial clock
- Various error detection functions (parity errors, framing errors, and overrun errors)

■ CSIO

- Full duplex double buffer
- Built-in dedicated baud rate generator
- Overrun error detection function
- Serial chip select function (ch.1 and ch.3 only)
- Data length: 5 to 16 bits

■ LIN

- LIN protocol Rev.2.1 supported
- Full duplex double buffer
- Master/Slave mode supported
- LIN break field generation function (The length is variable between 13 bits and 16 bits.)
- LIN break delimiter generation function (The length is variable between 1 bit and 4 bits.)
- Various error detection functions available (parity errors, framing errors, and overrun errors)

■ I²C

- Standard-mode (Max: 100 kbps) supported / Fast-mode (Max 400kbps) supported.



DMA Controller (2 channels)

The DMA Controller has its own bus independent of the CPU, and CPU and DMA Controller can process simultaneously.

- 2 independently configurable and operable channels
- It can start a transfer with a software request or a request from a built-in peripheral.
- Transfer address area: 32 bits (4 Gbyte)
- Transfer mode: block transfer/burst transfer/demand transfer
- Transfer data type: byte/halfword/word
- Transfer block count: 1 to 16Number of transfers: 1 to 65536

A/D Converter (Max: 8 channels)

- 12-bit A/D Converter
 - Successive approximation type
 - Conversion time: 2.0 µs @ 5 V
 - Priority conversion available (2 levels of priority)
 - Scan conversion mode
 - Built-in FIFO for conversion data storage (for scan conversion: 16 steps, for priority conversion: 4 steps)

Base Timer (Max: 4 channels)

The operation mode of each channel can be selected from one of the following.

- 16-bit PWM timer
- 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer

General-purpose I/O Port

This series can use its pin as a general-purpose I/O port when it is not used for an external bus or a peripheral function. All ports can be set to fast general-purpose I/O ports or slow general-purpose I/O ports. In addition, this series has a port relocate function that can set to which I/O port a peripheral function can be allocated.

- All ports are Fast GPIO which can be accessed by 1 cycle
- Capable of controlling the pull-up of each pin
- Capable of reading pin level directly
- Port relocate function
- Up to 37 fast general-purpose I/O ports @48pin package
- Certain ports are 5 V tolerant.

See "5. Pin Assignment" and "7. I/O Circuit Type" for details of such pins.

Dual Timer (32/16-bit Down Counter)

The Dual Timer consists of two programmable 32/16-bit down counters. The operation mode of each timer channel can be selected from one of the following.

- Free-running mode
- Periodic mode (= Reload mode)
- One-shot mode



Quadrature Position/Revolution Counter (QPRC)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. In addition, it can be used as an up/down counter.

- The detection edge for the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers

Multi-function Timer

The Multi-function Timer consists of the following blocks.

- 16-bit free-run timer x 3 channels
- Input capture x 4 channels
- Output compare × 6 channels
- ADC start compare x 6 channel
- Waveform generator x 3 channels
- 16-bit PPG timer x 3 channels IGBT mode is contained.

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- ADC start function
- DTIF (motor emergency stop) interrupt function

Real-time Clock (RTC)

The Real-time Clock counts year/month/day/hour/minute/second/day of the week from year 01 to year 99.

- The RTC can generate an interrupt at a specific time (year/month/day/hour/minute/second/day of the week) and can also generate an interrupt in a specific year, in a specific month, on a specific day, at a specific hour or at a specific minute.
- It has a timer interrupt function generating an interrupt upon a specific time or at specific intervals.
- It can keep counting while rewriting the time.
- It can count leap years automatically.

Watch Counter

The Watch Counter wakes up the microcontroller from the low power consumption mode. The clock source can be selected from the main clock, the sub clock, the built-in high-speed CR clock or the built-in low-speed CR clock.

Interval timer: up to 64 s (sub clock: 32.768 kHz)

External Interrupt Controller Unit

- Up to 8 external interrupt input pins
- Non-maskable interrupt (NMI) input pin: 1

Watchdog Timer (2 channels)

The watchdog timer generates an interrupt or a reset when the counter reaches a time-out value.

This series consists of two different watchdogs, "hardware" watchdog and "software" watchdog.

The "hardware" watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the "hardware" watchdog is active in any low-power consumption modes except RTC mode and STOP mode.



Clock and Reset

■ Clocks

A clock can be selected from five clock sources (two external oscillators, two built-in CR oscillator, and main PLL).

Main clock
Sub clock
Built-in high-speed CR clock
Built-in low-speed CR clock
14 MHz
32.768 kHz
4 MHz
Built-in low-speed CR clock
100 kHz

- Main PLL clock

Resets

- Reset request from the INITX pin
- Power on reset
- Software reset
- Watchdog timer reset
- Low-voltage detection reset
- Clock supervisor reset

Clock Supervisor (CSV)

The Clock Supervisor monitors the failure of external clocks with a clock generated by a built-in CR oscillator.

- If an external clock failure (clock stop) is detected, a reset is asserted.
- If an external frequency anomaly is detected, an interrupt or a reset is asserted.

Low-voltage Detector (LVD)

This series monitors the voltage on the VCC pin with a 2-stage mechanism. When the voltage falls below a designated voltage, the Low-voltage Detector generates an interrupt or a reset.

- LVD1: error reporting via an interrupt
- LVD2: auto-reset operation

Low Power Consumption Mode

This series has four low power consumption modes.

- SLEEP
- **■** TIMER
- RTC
- STOP

Peripheral Clock Gating

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

Debug

- Serial Wire Debug Port (SW-DP)
- Micro Trace Buffer (MTB)

Unique ID

A 41-bit unique value of the device has been set.

Power Supply

Wide voltage range: VCC = 2.7 V to 5.5 V



3. Product Lineup

Memory size

Draduot name	S6E1A11B0A	S6E1A12B0A
Product name	S6E1A11C0A	S6E1A12C0A
On-chip Flash memory	56 Kbyte	88 Kbyte
On-chip SRAM	6 Kbyte	6 Kbyte

Function

Product name			S6E1A11B0A S6E1A12B0A	S6E1A11C0A S6E1A12C0A		
Pin count			32	48/52		
CPU			Cortex-M0	+		
CPU	Frequency		40 MHz			
Power supply v	oltage range		2.7 V to 5.5	V		
DMAC			2 ch.			
Multi-function S	erial Interface		3 ch. (Max	x)		
(UART/CSIO/I ²	C)		ch.0/ch.1/ch.3:	FIFO		
Base Timer			4 ch. (Max			
(PWC/Reload ti	mer/PWM/PPG)		4 Cii. (Iviax			
	A/D start compare	6 ch.				
	Input capture	4 ch.	1 unit			
Multi-function	Free-run timer	3 ch.				
Timer	Output compare	6 ch.				
	Waveform generator	3 ch.				
	PPG	3 ch.				
QPRC			1 ch.			
Dual Timer			1 unit			
Real-time Clock	(1 unit			
Watch Counter			1 unit			
Watchdog time	ſ		1 ch. (SW) + 1 cl	h. (HW)		
External Interru	pt		8 pins (Max) + N	IMI × 1		
I/O port			23 pins (Max)	37 pins (Max)		
12-bit A/D conv	erter		5 ch. (1 unit)	8 ch. (1 unit)		
CSV (Clock Supervisor)			Yes			
LVD (Low-voltage Detection)			2 ch.			
Built-in CR	High-speed		4 MHz (± 2%)			
	Low-speed		100 kHz (Typ)			
Debug Function			SW-DP			
Unique ID			Yes			

Note:

 All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.



4. Packages

	Product name	S6E1A11B0A	S6E1A11C0A
Package		S6E1A12B0A	S6E1A12C0A
LQFP: FPT-32P-M30 (0.80 mm pit	ch)	O	-
QFN: LCC-32P-M73 (0.50 mm pito	h)	O	-
LQFP: FPT-48P-M49 (0.50 mm pit	ch)	-	O
QFN: LCC-48P-M74 (0.50 mm pitch)		-	O
LQFP: FPT-52P-M02 (0.65 mm pit	ch)	-	O

O: Available


Note:

- See "16. Package Dimensions" for detailed information on each package.



5. Pin Assignment


FPT-32P-M30



<Note>




LCC-32P-M73



<Note>




FPT-48P-M49



<Note>




LCC-48P-M74



<Note>



FPT-52P-M02



<Note>



6. List of Pin Functions

List of pin numbers

	Pin no.					
LQFP-52	LQFP-48	LQFP-32 Pin name QFN-32		I/O circuit type	Pin state type	
	QFN-48		VCC			
1	1	-		-	T	
			P50			
			INT00_0			
2	2	-	AIN0_2	l*	J	
			SIN3_1			
			IC01_0			
			P51			
3	3		INT01_0	*		
3	3	-	BIN0_2		J	
			SOT3_1			
			P52			
	4	-	INT02_0	l*		
4			ZIN0_2		J	
			SCK3_1			
	5			P39		
6		-	DTTI0X_0	E	I	
			ADTG_2			
			P3A			
			RTO00_0			
			TIOA0_1			
			AIN0_3			
7	6	1	SUBOUT_2	F	J	
			RTCCO_2			
			INT03_0			
			SCK0_2			
			P3B			
			RTO01_0			
			TIOA1_1			
8	7	2	BIN0_3	F	J	
			SOT0_2			
			INT04_0			
			SCS31_2			



	Pin no.					
LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32	Pin name	I/O circuit type	Pin state type	
			P3C			
			RTO02_0			
			TIOA2_1			
9	8	3	ZIN0_3	F	J	
			SIN0_2			
ļ			INT05_0			
ļ			SCS30_2			
			P3D			
			RTO03_0			
40			TIOA3_1	_		
10	9	4	INT06_0	F	J	
ļ			AINO_0			
			SCK3_2			
			P3E			
	10		RTO04_0			
			_	TIOA0_0	_	
11		5 -	BIN0_0	F	J	
			SOT3_2			
			INT15_0			
	11	6	P3F	F		
			RTO05_0			
12			TIOA1_0		1	
			ZIN0_0			
ļ			SIN3_2			
13	12	7	VSS	-	•	
14	13	8	С	-		
15	14	9	VCC	-		
40	45	40	P46	6	_	
16	15	10	X0A	D	E	
47	40	44	P47	-	_	
17	16	11	X1A	D	F	
18	17	12	INITX	В	С	
40	40		P49	_		
19	18	-	TIOB0_0	E	I	
20	40		P4A	F		
20	19	-	TIOB1_0	E	I	
			PE0			
60	22	10	ADTG_1	7		
22	20	13	DTTI0X_1	С	J	
			INT02_2			



Pin no.						
LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32	Pin name	I/O circuit type	Pin state type	
23	21	14	MD0	J	D	
24	22	45	PE2	Δ.	Δ.	
24	22	15	X0	A	A	
25	23	16	PE3	A	В	
25	23	16	X1	A	В	
26	24	17	VSS	-		
27	25	_	P10	G	К	
21	25	-	AN00	G	K	
			P11			
			AN01			
28	26	18	SIN1_1	H*		
20	20	10	INT02_1	7 "	L	
			FRCK0_2			
			IC02_0			
			P12			
			AN02			
29	27	19	SOT1_1	н*	L	
			IC00_2			
			INT01_1			
	28			P13		
		20	AN03	H*		
			SCK1_1			
30			SUBOUT_1		L	
			IC01_2			
			RTCCO_1			
			INT00_1			
			P14			
			AN04			
24	20		SIN0_1	1.1*		
31	29	-	SCS10_1	H*	L	
			INT03_1			
			IC02_2			
			P15			
			AN05			
20	20		SOT0_1	1.1*		
32	30	-	SCS11_1	H*	L	
			IC03_2			
			INT15_2			
33	31	21	AVCC	-		
34	32	-	AVRH	-		



Pin no.						
LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32	Pin name	I/O circuit type	Pin state type	
35	33	22	AVSS	-		
			P23			
			AN06			
			SCK0_0			
37	34	23	TIOA2_0	G	L	
			IC02_1			
			AIN0_1			
			INT04_1			
			P22			
			AN07			
			SOT0_0			
38	35	24	TIOB2_0	G	L	
			IC03_1			
			ZIN0_1			
			INT05_1			
	36			P21		
			SINO_0	E		
		25	INT06_1			
39			TIOB1_1		J	
			IC01_1			
			BIN0_1			
			FRCK0_0			
41	37	-	P00	E	I	
40	00	00	P01	-		
42	38	26	SWCLK	E	Н	
43	39	-	P02	E	I	
4.4	40	0.7	P03	_		
44	40	27	SWDIO	E	Н	
			P04			
			SCK3_0			
45	41	28	INT03_2	I*	J	
			TIOB0_1			
			IGTRG0_1			
			P0F			
			NMIX			
46	42	29	SUBOUT_0	E	G	
			CROUT_1			
			RTCCO_0			



	Pin no.					
LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32	Pin name	I/O circuit type	Pin state type	
			P61			
			SOT3_0			
47	43	30	TIOB2_2	 *	I	
			DTTI0X_2			
			SCS11_2			
			P60			
	44	31	SIN3_0			
			TIOA2_2	I*		
48			INT15_1		J	
			IC00_0			
			IGTRG0_0			
			SCS10_2			
	45		P80			
49		-	SCK1_2	К	I	
			FRCK0_1			
50	46	_	P81	к	ı	
30	40	_	SOT1_2	K	'	
51	47	_	P82	к	ı	
	4/		SIN1_2	N.	'	
52	48	32	VSS	-		
5,21,36,40	-	-	NC	-		

^{*: 5}V tolerant I/O



List of pin functions

				Pin no.			
Pin function	Pin name	Function description	1 OFP 50	LQFP-48	LQFP-32		
			LQFP-52	QFN-48	QFN-32		
	ADTG_1	A/D converter external trigger	22	20	13		
	ADTG_2	input pin	6	5	-		
	AN00		27	25	-		
	AN01		28	26	18		
ADC	AN02		29	27	19		
ADC	AN03	A/D converter analog input pin.	30	28	20		
	AN04	ANxx describes ADC ch.xx.	31	29	-		
	AN05		32	30	-		
	AN06		37	34	23		
	AN07		38	35	24		
	TIOA0_0	Para timen als 0 TIOA air	11	10	5		
Base Timer 0	TIOA0_1	Base timer ch.0 TIOA pin	7	6	1		
Base Timer U	TIOB0_0	Describerar de O TIOD min	19	18	-		
	TIOB0_1	Base timer ch.0 TIOB pin	45	41	28		
	TIOA1_0	Base timer ch.1 TIOA pin	12	11	6		
Base Timer 1	TIOA1_1	Base timer cri. I TIOA pin	8	7	2		
base rimer i	TIOB1_0	Describerar de 4 TIOD min	20	19	-		
	TIOB1_1	Base timer ch.1 TIOB pin	39	36	25		
	TIOA2_0		37	34	23		
	TIOA2_1	Base timer ch.2 TIOA pin	9	8	3		
Base Timer 2	TIOA2_2		48	44	30		
	TIOB2_0	Describerar de O TIOD min	38	35	24		
	TIOB2_2	Base timer ch.2 TIOB pin	47	43	31		
Base Timer 3	TIOA3_1	Base timer ch.3 TIOA pin	10	9	4		
	SWCLK	Serial wire debug interface clock input pin	42	38	26		
Debugger	SWDIO	Serial wire debug interface data input / output pin	44	40	27		



				Pin no.			
Pin function	Pin name	Function description	LQFP-52	LQFP-48	LQFP-32		
				QFN-48	QFN-32		
	INT00_0	External interrupt request 00 input pin	2	2	-		
	INT00_1		30	28	20		
	INT01_0	External interrupt request 01 input pin	3	3	-		
	INT01_1		29	27	19		
	INT02_0		4	4	-		
	INT02_1	External interrupt request 02 input pin	28	26	18		
	INT02_2		22	20	13		
	INT03_0		7	6	1		
	INT03_1	External interrupt request 03 input pin	31	29	-		
External	INT03_2		45	41	28		
Interrupt	INT04_0	External interrupt request 04 input pin	8	7	2		
	INT04_1	External interrupt request 04 input pin	37	34	23		
	INT05_0	External interrupt request 05 input pin	9	8	3		
	INT05_1	External interrupt request os input pin	38	35	24		
	INT06_0	Future all intermed and account OC insult win	10	9	4		
	INT06_1	External interrupt request 06 input pin	39	36	25		
	INT15_0		11	10	5		
	INT15_1	External interrupt request 15 input pin	48	44	30		
	INT15_2		32	30	-		
	NMIX	Non-Maskable Interrupt input pin	46	42	29		
	P00		41	37	-		
	P01		42	38	26		
	P02	T	43	39	-		
	P03	General-purpose I/O port 0	44	40	27		
	P04		45	41	28		
	P0F		46	42	29		
	P10		27	25	-		
	P11		28	26	18		
	P12		29	27	19		
	P13	General-purpose I/O port 1	30	28	20		
External	P14		31	29	-		
GPIO	P15		32	30	-		
	P21		39	36	25		
	P22	General-purpose I/O port 2	38	35	24		
	P23	1	37	34	23		
	P39		6	5	-		
	P3A		7	6	1		
	P3B		8	7	2		
	P3C	General-purpose I/O port 3	9	8	3		
	P3D	1	10	9	4		
	P3E		11	10	5		
	P3F	1	12	11	6		



			Pin no.			
Pin function	Pin name	Function description	LQFP-52	LQFP-48	LQFP-32	
				QFN-48	QFN-32	
_	P46	_	16	15	10	
	P47	General-purpose I/O port 4	17	16	11	
	P49		19	18	-	
	P4A		20	19	-	
	P50		2	2	-	
	P51	General-purpose I/O port 5	3	3	-	
	P52		4	4	-	
GPIO	P60	Output I was a life wat o	48	44	30	
	P61	General-purpose I/O port 6	47	43	31	
	P80		49	45	-	
	P81	General-purpose I/O port 8	50	46	-	
	P82	1	51	47	-	
	PE0*		22	20	13	
	PE2	General-purpose I/O port E	24	22	15	
	PE3	- · · · ·	25	23	16	
	SIN0_0		39	36	25	
_	SIN0_1	Multi-function serial interface ch.0 input pin	31	29	-	
	SIN0_2	Mail ranolon conta intended one input pin	9	8	3	
	SOTO_0				0	
	(SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when used as a	38	35	24	
	SOT0_1		20	20		
Multi-function Serial 0	(SDA0_1)	UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA0 when used as an I ² C pin	32	30	-	
Serial 0	SOT0_2	(operation mode 4).	8	7	2	
_	(SDA0_2)	(4,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1			_	
	SCK0_0	Multi-function serial interface ch.0 clock I/O pin.	37	34	23	
	(SCL0_0)	This pin operates as SCK0 when used as a	31	J-4	20	
	SCK0_2	CSIO pin (operation mode 2) and as SCL0	7	6	1	
	(SCL0_2)	when used as an I ² C pin (operation mode 4).	,	б	ļ	
	SIN1_1	Multi-function serial interface ch.1 input pin	28	26	18	
	SIN1_2	Mail randion senar interface on a input pin	51	47	-	
	SOT1_1	Multi-function serial interface ch.1 output pin.	29	27	19	
_	(SDA1_1)	This pin operates as SOT0 when used as a				
	SOT1_2	UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA0 when used as an I ² C pin	50	40		
	(SDA1_2)	(operation mode 4).	50	46	-	
Multi-function	SCK1_1	Multi-function serial interface ch.1 clock I/O pin.				
Serial 1	(SCL1_1)	This pin operates as SCK1 when used as a	30	28	20	
	SCK1_2	CSIO pin (operation mode 2) and as SCL1	40	AE.		
	(SCL1_2)	when used as an I ² C pin (operation mode 4).	49	45	-	
	SCS10_1	Multi-function serial interface ch.1 serial chip	31	29	-	
	SCS10_2	select 0 output/input pin.	48	44	30	
	SCS11_1	Multi-function serial interface ch.1 serial chip	32	30	-	
ļ	SCS11_2	select 1 output pin.	47	43	31	



	Pin name	Function description	Pin no.		
Pin function			LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32
	SIN3_0	Multi-function serial interface ch.3 input pin	48	44	30
	SIN3_1		2	2	-
	SIN3_2		12	11	6
	SOT3_0 (SDA3_0)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA3 when used as an I ² C pin (operation mode 4).	47	43	31
	SOT3_1 (SDA3_1)		3	3	-
Multi- function	SOT3_2 (SDA3_2)		11	10	5
Serial 3	SCK3_0 (SCL3_0)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when used as a CSIO (operation mode 2) and as SCL3 when used as an I ² C pin (operation mode 4). Multi-function serial interface ch.3 serial chip select 0 input/output pin.	45	41	28
	SCK3_1 (SCL3_1)		4	4	-
	SCK3_2 (SCL3_2)		10	9	4
	SCS30_2		9	8	3
	SCS31_2	Multi-function serial interface ch.3 serial chip select 1 output pin.	8	7	2



	Pin name		Pin no.		
Pin function		Function description	1055 55	LQFP-48	LQFP-32
			LQFP-52	QFN-48	QFN-32
	DTTI0X_0	Input signal of waveform generator controlling	6	5	-
	DTTI0X_1	RTO00 to RTO05 outputs of Multi-function	22	20	13
	DTTI0X_2	Timer 0.	47	43	31
	FRCK0_0	4C hit from your times on the contagned alone in the contagned	39	36	25
	FRCK0_1	16-bit free-run timer ch.0 external clock input pin.	49	45	-
	FRCK0_2		28	26	18
	IC00_0		48	44	30
	IC00_2		29	27	19
	IC01_0		2	2	-
	IC01_1		39	36	25
	IC01_2	16-bit input capture input pin of Multi-function	30	28	20
	IC02_0	timer 0. ICxx describes channel number.	28	26	18
	IC02_1		37	34	23
	IC02_2		31	29	-
	IC03_1	1	38	35	24
	IC03_2		32	30	-
Multi-function	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	7	6	1
Timer 0	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	8	7	2
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	9	8	3
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	10	9	4
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	11	10	5
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	12	11	6
	IGTRG0_0	PPG IGBT mode external trigger input pin	48	44	30
	IGTRG0_1		45	41	28




			Pin no.		
Pin function	Pin name	Function description	LQFP-52	LQFP-48	LQFP-32
				QFN-48	QFN-32
	AIN0_0	- QPRC ch.0 AIN input pin	10	9	4
	AIN0_1		37	34	23
	AIN0_2		2	2	-
	AIN0_3		7	6	1
Quadrature	BIN0_0	QPRC ch.0 BIN input pin	11	10	5
Position/	BIN0_1		39	36	25
Revolution	BIN0_2		3	3	-
Counter	BIN0_3		8	7	2
	ZIN0_0		12	11	6
	ZIN0_1	1 0000 1 0700	38	35	24
	ZIN0_2	QPRC ch.0 ZIN input pin	4	4	-
	ZIN0_3	7	9	8	3
	RTCCO_0		46	42	29
	RTCCO_1	0.5-seconds pulse output pin of Real-time clock	30	28	20
Real-time	RTCCO_2	1	7	6	1
clock	SUBOUT_0		46	42	29
	SUBOUT_1	Sub clock output pin	30	28	20
	SUBOUT_2		7	6	1
RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	18	17	12
Mode	MD0	Mode 0 pin. During normal operation, input MD0="L". During serial programming to Flash memory, input MD0="H".	23	21	14
	VCC	Power supply pin	1	1	-
POWER	VCC	Power supply pin	15	14	9
	VSS	GND pin	13	12	7
GND	VSS	GND pin	26	24	17
	VSS	GND pin	52	48	32
	X0	Main clock (oscillation) input pin	24	22	15
	X0A	Sub clock (oscillation) input pin	16	15	10
	X1	Main clock (oscillation) I/O pin	25	23	16
CLOCK	X1A	Sub clock (oscillation) I/O pin	17	16	11
	CROUT_1	Built-in high-speed CR oscillation clock output port	46	42	29
_	AVCC	A/D converter analog power supply pin	33	31	21
Analog POWER	AVRH	A/D converter analog reference voltage input pin	34	32	-
Analog GND	AVSS	A/D converter analog reference voltage input pin	35	33	22
C pin	С	Power supply stabilization capacitance pin	14	13	8

^{*:} PE0 is an open drain pin, cannot output high.

26




7. I/O Circuit Type






Туре	Circuit	Remarks
С	Digital input N-ch Digital output	Open drain outputCMOS level hysteresis input
D	R P-ch Digital output Pull-up resistor control Standby mode control Digital input Standby mode control Digital output Standby mode control Digital output Digital output P-ch Digital output P-ch Digital output P-ch P-ch Digital output P-ch P-ch Digital output	It is possible to select the sub oscillation / GPIO function When the sub oscillation is selected. Oscillation feedback resistor: Approximately 5MΩ With standby mode control When the GPIO is selected. CMOS level output. CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I _{OH} = -4mA, I _{OL} = 4mA











Туре	Circuit	Remarks
I	P-ch Digital output R Pull-up resistor control Digital input Standby mode control	 CMOS level output CMOS level hysteresis input 5V tolerant With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH}= -4mA, I_{OL}= 4mA Available to control PZR registers When this pin is used as an I²C pin, the digital output P-ch transistor is always off
J	─────────────────────────────────────	CMOS level hysteresis input
К	P-ch Digital output R Digital output Standby mode control	 CMOS level output CMOS level hysteresis input With standby mode control I_{OH}= -4mA, I_{OL}= 4mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off



8. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

8.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Code: DS00-00004-2Ea



Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

8.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.



Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product.
 Store products in locations where temperature changes are slight.
- 2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



8.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL.

http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf



9. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 μ F be connected as a bypass capacitor between each Power supply pin and GND pin near this device.

Stabilizing supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

Surface mount type

Size: More than 3.2mm x 1.5mm

Load capacitance: Approximately 6pF to 7pF

■ Lead type


Load capacitance: Approximately 6pF to 7pF



Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




Handling when using Multi-function serial pin as I²C pin

If it is using the multi-function serial pin as I^2C pins, P-ch transistor of digital output is always disabled. However, I^2C pins need to keep the electrical characteristic like other pins and not to connect to the external I^2C bus system with power OFF.

C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_S) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7µF would be recommended for this series.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.



Notes on power-on

Turn power on/off in the following order or at the same time.

Turning on : $VCC \rightarrow AVCC \rightarrow AVRH$ Turning off : $AVRH \rightarrow AVCC \rightarrow VCC$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up function of 5V tolerant I/O


Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.

Handling when using debug pins

When debug pins (SWDIO/SWCLK) are set to GPIO or other peripheral functions, only set them as output, do not set them as input.



10. Block Diagram




11. Memory Size

See "Memory size" in "3. Product Lineup" to confirm the memory size.



12. Memory Map

Memory map (1)





Memory map (2)

S6E1A11B0A S6E1A12B0A S6E1A12C0A				
Reserved Reserved				
SRAM 6K bytes 0x2000_0000 SRAM 6K bytes 0x2000_0000 Reserved Reserved CR trimming 0x0010_0004 CR trimming CR trimm	0x2008_0000		0x2008_0000	
0x2000_0000 6K bytes 6K bytes 6K bytes Reserved Reserved Reserved 0x0010_0004 CR trimming 0x0010_0004 CR trimming	0x2000_1000		0x2000_1000	
0x0010_0004	0×2000_0000		0x2000_0000	
		Reserved		Reserved
	ľ			
Reserved Reserved 0x0001_6000				
Flash 88K bytes* Flash 56Kbytes*		Flash 88K bytes [*]	0x0000_E000	Flash 56Kbytes*
0x0000_0000	0x0000_0000		0x0000_0000	

^{*:} See "S6E1A11/S6E1A12 Series Flash Programming Manual" to check details of the Flash memory.



Peripheral Address Map

ren	oheral Address Map	I	<u></u>		
Start address	End address	Bus	Peripheral		
0x4000_0000	0x4000_0FFF	ALID	Flash memory I/F register		
0x4000_1000	0x4000_FFFF	AHB	Reserved		
0x4001_0000	0x4001_0FFF		Clock/Reset Control		
0x4001_1000	0x4001_1FFF		Hardware Watchdog Timer		
0x4001_2000	0x4001_2FFF	A DDO	Software Watchdog Timer		
0x4001_3000	0x4001_4FFF	APB0	Reserved		
0x4001_5000	0x4001_5FFF		Dual-Timer		
0x4001_6000	0x4001_FFFF		Reserved		
0x4002_0000	0x4002_0FFF		Multi-function Timer unit0		
0x4002_1000	0x4002_3FFF		Reserved		
0x4002_4000	0x4002_4FFF		PPG		
0x4002_5000	0x4002_5FFF		Base Timer		
0x4002_6000	0x4002_6FFF		Quadrature Position/Revolution Counter		
0x4002_7000	0x4002_7FFF		A/D Converter		
0x4002_8000	0x4002_DFFF		Reserved		
0x4002_E000	0x4002_EFFF		Built-in CR trimming		
0x4002_F000	0x4002_FFFF		Reserved		
0x4003_0000	0x4003_0FFF		External Interrupt Controller		
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function		
0x4003_2000	0x4003_2FFF	APB1	Reserved		
0x4003_3000	0x4003_3FFF		GPIO		
0x4003_4000	0x4003_4FFF		Reserved		
0x4003_5000	0x4003_57FF		Low-Voltage Detection		
0x4003_5800	0x4003_7FFF		Reserved		
0x4003_8000	0x4003_8FFF		Multi-function Serial Interface		
0x4003_9000	0x4003_9FFF		Reserved		
0x4003_A000	0x4003_AFFF		Watch Counter		
0x4003_B000	0x4003_BFFF		Real-time clock		
0x4003_C000	0x4003_C0FF		Low-speed CR Prescaler		
0x4003_C100	0x4003_C7FF		Peripheral Clock Gating		
0x4003_C800	0x4003_FFFF		Reserved		
0x4004_0000	0x4005_FFFF	Reserved			
0x4006_0000	0x4006_0FFF	AHB	AHB DMAC register		
0x4006_1000	0x41FF_FFFF		Reserved		



13. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■ INITX=0

This is the period when the INITX pin is the "L" level.

■ INITX=1

This is the period when the INITX pin is the "H" level.

■ SPL=0

This is the status that the standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "0".

■ SPL=1

This is the status that the standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "1".

■ Input enabled

Indicates that the input function can be used.

■ Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

■ Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■ Setting disabled

Indicates that the setting is disabled.

■ Maintain previous state

Maintains the state in which a pin was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

■ Analog input is enabled

Indicates that the analog input is enabled.



List of Pin Status

		oi Pili Status			Γ		7
Pin status type	Function group	State upon power-on reset or low-voltage detection	State at INITX input	State upon device internal reset	State in Run mode or SLEEP mode	RTC m	MER mode, node, or ⁹ mode
Pin		Power supply unstable	Power su	pply stable	Power supply stable	Power su	pply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1
		-	-	-	-	SPL = 0	SPL = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
А	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ Input enabled	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
E	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled



Pin status type	Function group	State upon power-on reset or low-voltage detection	State at INITX input	State upon device internal reset	State in Run mode or SLEEP mode	RTC m	MER mode, node, or mode
Pin		Power supply unstable	Power su	pply stable	Power supply stable	Power su	oply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1
		-	-	-	-	SPL = 0	SPL = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	External sub clock	Setting	Setting	Setting disabled	Maintain	Maintain	Hi-Z / Internal
	input selected	disabled	disabled	J J	previous state	previous state	input fixed at "0"
F	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ Input enabled	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state/When oscillation stops*2, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*², Hi-Z / Internal input fixed at "0"
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
G	Resource other than the above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	Serial wire debug	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state
H	GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi-Z / Internal input fixed at "0"
ı	Resource selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
J	Resource other than the above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
<i>V</i>	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
K	Resource other than the above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"



Pin status type	Function group	State upon power-on reset or low-voltage detection	State at INITX input	State upon device internal reset	State in Run mode or SLEEP mode	RTC m	MER mode, node, or r mode	
Pin		Power supply unstable	Power su	pply stable	Power supply stable	Power su	pply stable	
		-	INITX = 0	INITX = 1	INITX = 1 INITX		ΓX = 1	
		-	-	-	-	SPL = 0	SPL = 1	
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled				
L	External interrupt enabled selected						Maintain previous state	
	Resource other than the above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	

^{*1:} Oscillation stops in Sub timer mode, Low-speed CR timer mode, STOP mode, RTC mode.

^{*2:} Oscillation stops in STOP mode.



14. Electrical Characteristics

14.1 Absolute Maximum Ratings

Parameter	Symbol	R	ating	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1, *2	V _{cc}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog power supply voltage*1, *3	AV _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog reference voltage*1, *3	AVRH	V _{SS} - 0.5	V _{SS} + 6.5	V	Only 48/52pin product
Input voltage*1	Vı	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
		V _{SS} - 0.5	V _{SS} + 6.5	V	5V tolerant
Analog pin input voltage*1	V _{IA}	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
Output voltage*1	Vo	V _{SS} - 0.5	Vcc + 0.5 (≤ 6.5 V)	V	
WI II I I			10	mA	4 mA type
"L" level maximum output current*4	l _{oL}	-	20	mA	12 mA type
"L" level average output current*5			4	mA	4 mA type
L level average output current	I _{OLAV}	-	12	mA	12 mA type
"L" level total maximum output current	∑l _{OL}	-	100	mA	
"L" level total average output current*6	∑l _{OLAV}	-	50	mA	
"H" level maximum output current*4	1		- 10	mA	4 mA type
n level maximum output current	I _{он}	-	- 20	mA	12 mA type
"I I" lovel everese eviteut evirent*5	1		- 4	mA	4 mA type
"H" level average output current*5	I _{OHAV}	-	- 12	mA	12 mA type
"H" level total maximum output current	Σl _{OH}	-	- 100	mA	
"H" level total average output current*6	Σl _{OHAV}	-	- 50	mA	
Power consumption	P _D	-	200	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

- *1: These parameters are based on the condition that V_{SS} = AVss = 0 V.
- *2: Vcc must not drop below V_{SS} 0.5 V.
- *3: Ensure that the voltage does not to exceed V_{CC} + 0.5 V at power-on.
- *4: The maximum output current is the peak value for a single pin.
- *5: The average output is the average current for a single pin over a period of 100 ms.
- *6: The total average output current is the average current for all pins over a period of 100 ms.

<WARNING>

 Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



14.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0V)$

Parameter	Comple ed	Conditions	Va	lue	l luit	Remarks
Parameter	Symbol	Conditions	Min	Max	Unit	
Power supply voltage	V _{cc}	-	2.7	5.5	V	
Analog power supply voltage	AV _{CC}	-	2.7	5.5	V	$AV_{CC} = V_{CC}$
Analog reference voltage	AVRH	-	2.7	AV _{CC}	V	Only 48/52pin product
Smoothing capacitor	Cs	-	1	10	μF	For regulator*
Operating temperature	Та	-	- 40	+ 105	°C	

^{*:} See "C Pin" in "9. Handling Devices" for the connection of the smoothing capacitor.

<WARNING>

- 1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
- 2. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
- 3. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
- 4. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



14.3 DC Characteristics

14.3.1 Current Rating

	Symbol			Va	lue		Remarks	
Parameter	(Pin name)		Conditions	Typ ^{*1}	Max*2	Unit	Remarks	
			Vcc=5.5V CPU/Peripheral : 40MHz 4MHz Crystal oscillation	15.3	TBD	mA	*3	
			Vcc=5.5V CPU/Peripheral : 40MHz 4MHz Crystal oscillation Instruction on RAM	14	TBD	mA	*3	
	Icc (VCC)		Vcc=5.5V CPU: 40MHz Peripheral clock stopped*4 4MHz Crystal oscillation NOP operation	5.5	TBD	mA	*3	
		PLL run mode	Vcc=5.5V CPU: 40MHz Peripheral clock stopped*4 External clock input CoreMark instruction	TBD	TBD	mA	*3	
Power supply current			Vcc=2.7V CPU: 40MHz Peripheral clock stopped*4 External clock input NOP operation Built-in high speed CR stopped *6	2.8	TBD	mA	*3	
		High speed CR run mode	Vcc=5.5V CPU/Peripheral : 4MHz*5	1.8	TBD	mA	*3	
		Sub run mode	Vcc=5.5V CPU/ Peripheral : 32kHz 32kHz Crystal oscillation	94	TBD	μΑ	*3	
		Low speed CR run mode	Vcc=5.5V CPU/ Peripheral : 100kHz	119	TBD	μA	*3	
		SLEEP operation (PLL)	Vcc=5.5V Peripheral : 40MHz External clock input	10.1	TBD	mA	*3	
	Iccs	SLEEP operation (built-in high speed CR)	Vcc=5.5V Peripheral : 4MHz*5	1.2	TBD	mA	*3	
	(VCC)	SLEEP operation (sub oscillation)	Vcc=5.5V Peripheral : 32kHz 32kHz Crystal oscillation	88	TBD	μА	*3	
		SLEEP operation (Built-in low speed CR)	Vcc=5.5V Peripheral : 100kHz	103	TBD	μΑ	*3	

*1 : Ta=+25°ℂ

*2 : Ta=+105°C

*3 : All ports are fixed

*4 : PCLK0 is set to divided rate 8

*5 : The frequency is set to 4MHz by trimming

*6 : Flash sync down is set to FRWTR.RWT = 11 and FSYNDN.SD = 1111



B	Symbol	0-		V	alue	11-14	D
Parameter	(Pin name)	Co	onditions	Тур	Max	Unit	Remarks
			Ta=25°C Vcc=5.5V LVD off	12	TBD	μА	*1
	I _{CCH} (VCC)	STOP mode	Ta=25°C Vcc=2.7V LVD off	8	TBD	μА	*1
			Ta=105°C Vcc=5.5V LVD off	-	TBD	μА	*1
			Ta=25°C Vcc=5.5V 32kHz Crystal oscillation LVD off	15	TBD	μΑ	*1
Power	I _{CCT} (VCC)	Sub timer mode	Ta=25°C Vcc=2.7V 32kHz Crystal oscillation LVD off	12	TBD	μА	*1
supply current			Ta=105°C Vcc=5.5V 32kHz Crystal oscillation LVD off	-	TBD	μА	*1
		RTC mode	Ta=25°C Vcc=5.5V 32kHz Crystal oscillation LVD off	13	TBD	μА	*1
	I _{CCR} (VCC)		Ta=25°C Vcc=2.7V 32kHz Crystal oscillation LVD off	9	TBD	μА	*1
			Ta=105°C Vcc=5.5V 32kHz Crystal oscillation LVD off	-	TBD	μА	*1

^{*1:} All ports are fixed.



LVD current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	Finitianie	Conditions	Тур	Max	Onit	Remarks
Low-Voltage detection circuit		VCC	AA anaarati aa	0.13	TBD	μА	For occurrence of reset
(LVD) power supply current	Іссілр	VCC	At operation	0.13	TBD	μА	For occurrence of interrupt

Flash memory current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Farameter		Pin name	Conditions	Тур	Max	Unit	Remarks
Flash memory write/erase current	I _{CCFLASH}	VCC	At Write/Erase	9.5	TBD	mA	

A/D convertor current (48/52 pin product)

(V_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40°C to + 105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Parameter	Symbol	Pin name	Conditions	Тур	Max	Unit	Remarks	
Power supply	I _{CCAD}		AVCC	At operation	0.7	TBD	mA	
current		AVCC	At stop	0.13	TBD	μA		
Reference power	·	A)/DII	At operation	1.1	TBD	mA	AVRH=5.5V	
supply current (AVRH)	ICCAVRH	AVRH	At stop	0.1	TBD	μA		

A/D convertor current (32 pin product)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
	Symbol			Тур	Max	Onit	Remarks
Power supply	T	AVCC	At operation	1.8	TBD	mA	
current	1 _{CCAD}	AVCC	At stop	0.23	TBD	μΑ	



Peripheral current dissipation

(V_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40°C to + 105°C)

Clock system	Peripheral	Conditions	Frequency (MHz) 40	Unit	Remarks
HCLV	GPIO	operation		A	
HCLK	DMAC	At 2ch operation	TBD	mA	
	Base timer	At 4ch operation	TBD		
	Multi-functional timer/PPG	At 1unit/4ch operation	TBD		
PCLK1	Quadrature position/Revolution counter	At 1unit operation	TBD	mA	
	ADC	At 1 unit operation	TBD		
	Multi-function serial	At 1ch operation	TBD		



14.3.2 Pin Characteristics

(V_{CC} =AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

Danamatan	Cumahad	Din nome	Canditiana		Value		Umit	Damanka
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
		CMOS						
"H" level input		hysteresis	_	V _{cc} × 0.8	_	V _{cc} + 0.3	V	
voltage	V _{IHS}	input pin,	-	VCC X 0.8	_	VCC + 0.3	V	
(hysteresis	V IHS	MD0, PE0						
input)		5V tolerant	-	V _{CC} × 0.8	-	V _{SS} + 5.5	V	
		input pin		VCC × 0.0		V 95 1 3.3	V	
		CMOS						
"L" level input		hysteresis	_	V _{SS} - 0.3	_	V _{CC} × 0.2	V	
voltage	V _{ILS}	input pin,		V 55 - 0.3		VCC × 0.2	\ \ \	
(hysteresis	V ILS	MD0, PE0						
input)		5V tolerant	=	V _{SS} - 0.3	_	V _{CC} × 0.2	V	
		input pin		V 55 0.0		V((× 0.2	l v	
			$V_{CC} \ge 4.5 \text{ V}$,					
			$I_{OH} = -4 \text{ mA}$	V _{CC} - 0.5	-	V _{CC}	V	
		4 mA type	V_{CC} < 4.5 V,	V(C 0.0		V CC	*	
"H" level	V _{OH}		$I_{OH} = -2 \text{ mA}$					
output voltage	▼ OH		$V_{CC} \ge 4.5 \text{ V}$,					
		12 mA type	$I_{OH} = -12 \text{ mA}$	V _{CC} - 0.5	_	V _{CC}	V	
		12 11,, (1), (1)	V_{CC} < 4.5 V,			• 66		
			$I_{OH} = -8 \text{ mA}$					
			$V_{CC} \ge 4.5 \text{ V}$,					
		4 mA type	$I_{OL} = 4 \text{ mA}$	V _{SS}	_	0.4	V	
		۱	V_{CC} < 4.5 V,	- 33				
"L" level	V _{OL}		$I_{OL} = 2 \text{ mA}$					
output voltage	. 05		$V_{CC} \ge 4.5 \text{ V},$					
		12 mA type	$I_{OL} = 12 \text{ mA}$	V _{SS}	-	0.4	V	
		3,11	V_{CC} < 4.5 V,					
			$I_{OL} = 8 \text{ mA}$					
Input leak current	I _{IL}	-	-	- 5	-	+ 5	μA	
Pull-up resistance		Doll or of	V _{CC} ≥ 4.5 V	33	50	90	1.0	
value	R _{PU}	Pull-up pin	V _{CC} < 4.5 V	-	-	180	kΩ	
Input capacitance	C _{IN}	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



14.4 AC Characteristics


14.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Cumhal	Pin	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
			V _{CC} ≥ 4.5V	4	40	MHz	When the crystal oscillator is
lament framework	F _{CH}		$V_{\rm CC} < 4.5 V$	4	20	IVITIZ	connected
Input frequency	CH		_	4	40	MHz	When the external
			-	4	40	IVII IZ	clock is used
Input clock cycle	t _{CYLH}	X0,	_	25	250	ns	When the external
input clock cycle	ICYLH .	X1		23	230	115	clock is used
Input clock pulse width	-		PWH/tCYLH,	45	55	%	When the external
input clock pulse wiath			PWL/tCYLH		33	70	clock is used
Input clock rising time	t _{CF,}		_	_	5	ns	When the external
and falling time	t _{CR}		_	_	3	113	clock is used
	F _{CM}	-	-	-	40	MHz	Master clock
Internal operating	F _{CC}	-	-	-	40	MHz	Base clock (HCLK/FCLK)
clock*1 frequency	F _{CP0}	-	-	-	40	MHz	APB0 bus clock*2
	F _{CP1}	-	-	-	40	MHz	APB1 bus clock*2
Internal operating	t _{cycc}	-	-	25	-	ns	Base clock (HCLK/FCLK)
Internal operating clock*1 cycle time	t _{CYCP0}	-	i	25	-	ns	APB0 bus clock*2
GIOCIC CYCIC IIIIIe	t _{CYCP1}	-	-	25	-	ns	APB1 bus clock*2

^{*1:} For details of each internal operating clock, refer to "CHAPTER: Clock" in "FM0+ Family PERIPHERAL MANUAL".

^{*2:} For details of the APB bus to which a peripheral is connected, see "10. Block Diagram".






14.4.2 Sub Clock Input Characteristics

(Vcc = AVcc = 2.7 V to 5.5 V, Vss = AVss = 0 V, Ta = - 40°C to + 105°C)

Parameter	Cumbal	Pin	Conditions		Value		Unit	Remarks
Farameter	Symbol	name	Conditions	Min	Тур	Max	Offic	Remarks
			_	_	32.768	_	kHz	When the crystal
Input frequency	1 /4		-	-	32.700	-	KI IZ	oscillator is connected
Input frequency 1/t _{CYLL}	1/t _{CYLL}	X0A,	-	32	-	100	kHz	When the external
								clock is used
Input alook avalo	4	X1A		10		31.25	110	When the external
Input clock cycle	t _{CYLL}		-	10	-	31.23	μs	clock is used
Input clock pulse		=	PWH/tCYLL,	45		55	%	When the external
width	-		PWL/tCYLL	45	-	55	70	clock is used

^{*:} See "Sub crystal oscillator" in "9. Handling Devices" for the crystal oscillator used.





14.4.3 Built-in CR Oscillation Characteristics

Built-in high-speed CR

(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

Doromotor	Cumbal	Conditions		Value		Unit	Remarks
Parameter	Symbol	Conditions	Min	Тур	Max	Oill	Remarks
	F _{CRH}	Ta = + 25°C, 3.6V < V_{CC} ≤ 5.5V	TBD	4	TBD		
Clock frequency		Ta =0°C to + 85°C, 3.6V < V _{CC} ≤ 5.5V	TBD	4	TBD		
		Ta = - 40°C to + 105°C, 3.6V < V_{CC} ≤ 5.5V	TBD	4	4 TBD		
		Ta = $+25$ °C, 2.7V \leq V _{CC} \leq 3.6V	TBD	4	TBD	MHz	During trimming*1
,		Ta = - 20°C to + 85°C, 2.7 $V \le V_{CC} \le 3.6V$	TBD	4	TBD		
		Ta = - 20°C to + 105°C, 2.7V \leq V _{CC} \leq 3.6V	TBD	4	TBD		
		Ta = - 40°C to + 105°C, 2.7V \leq V _{CC} \leq 3.6V	TBD	4	TBD		
		Ta = - 40°C to + 105°C	TBD	4	TBD		Not during trimming
Frequency stabilization time	t _{CRWT}	-	-	-	30	μs	*2

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.

Built-in low-speed CR

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Cumbal	Conditions		Value		Unit	Remarks
	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Clock frequency	F _{CRL}	-	50	100	150	kHz	

^{*2:} This is time from the trim value setting to stable of the frequency of the High-speed CR clock.

After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.



14.4.4 Operating Conditions of Main PLL (In the case of using the main clock as the input clock of the PLL)

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Cumbal	Value			Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time*1 (LOCK UP	t	100	_	_	μs	
time)	t _{LOCK}	100	_		μο	
PLL input clock frequency	F _{PLLI}	4	-	16	MHz	
PLL multiple rate	-	5	-	37	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	75	-	150	MHz	
Main PLL clock frequency*2	F _{CLKPLL}	-	-	40	MHz	

^{*1:} The wait time is the time it takes for PLL oscillation to stabilize.

14.4.5 Operating Conditions of Main PLL (In the case of using the built-in high-speed CR clock as the input clock of the main PLL)

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Cumbal	Value			Unit	Domovico
Parameter	Symbol	Min	Тур	Max	Onit	Remarks
PLL oscillation stabilization wait time*1 (LOCK UP		100				
time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	F _{PLLI}	TBD	4	TBD	MHz	
PLL multiple rate	-	TBD	-	TBD	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	TBD	-	150	MHz	
Main PLL clock frequency*2	F _{CLKPLL}	-	-	40	MHz	

^{*1:} The wait time is the time it takes for PLL oscillation to stabilize.

Note:

 For the main PLL source clock, input the high-speed CR clock (CLKHC) whose frequency has been trimmed.

^{*2:} For details of the main PLL clock (CLKPLL), refer to "CHAPTER: Clock" in "FM0+ Family PERIPHERAL MANUAL".

^{*2:} For details of the main PLL clock (CLKPLL), refer to "CHAPTER: Clock" in "FM0+ Family PERIPHERAL MANUAL".



14.4.6 Reset Input Characteristics


(V_{CC} =AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

Parameter	Symbol	Symbol Pin name Condition		Va	lue	Unit	Remarks
Farameter	Oymbol	i iii iidiiid	Conditions	Min	Max	Oilit	Kemarks
Reset input time	t _{INITX}	INITX	-	500	-	ns	

14.4.7 Power-on Reset Timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Devementer	Symbol	Pin name	Valu	ıe	Unit	Remarks
Parameter	Symbol	Pin name	Min	Max	Unit	Remarks
Power supply rising time	Tr		0	-	ms	
Power supply shut down time	Toff	vcc	1	-	ms	
Time until releasing Power-on reset	Tprt		TBD	TBD	ms	



Glossary

– $\mbox{VCC_minimum}$: Minimum $\mbox{V}_{\mbox{CC}}$ of recommended operating conditions.

- LVDL_minimum : Minimum detection voltage of Low-Voltage detection reset.

See "6. Low-Voltage Detection Characteristics".




14.4.8 Base Timer Input Timing

Timer input timing

(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40° C to + 105° C)


Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
	Symbol	Pinname	Conditions	Min	Max	Onit	Remarks
Input pulse width	t _{TIWH} , t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2 t _{CYCP}	-	ns	



Trigger input timing

(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = -
$$40$$
°C to + 105 °C)

Parameter	Cumb al	Din name	Conditions	Val	lue	Unit	Remarks
	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
		TIOAn/TIOBn					
Input pulse width	t _{TRGH} , t _{TRGL}	(when using as	-	2 t _{CYCP}	-	ns	
		TGIN)					



Note:

t_{CYCP} indicates the APB bus clock cycle time.
 For the number of the APB bus to which the Base Timer has been connected, see "10. Block Diagram".



14.4.9 CSIO Timing


Synchronous serial (SPI = 0, SCINV = 0)


(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

Parameter	Symbol	Pin	Conditions	V _{CC} < 4.5 V		V _{cc} ≥ 4.5 V		Unit
		name		Min	Max	Min	Max	
Serial clock cycle time	t _{SCYC}	SCKx		4 t _{CYCP}	=	4 t _{CYCP}	-	ns
$SCK\downarrow \to SOT \ delay \ time$	t _{SLOVI}	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx, SINx	clock operation	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	-	2 t _{CYCP} -	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK\downarrow \to SOT \; delay \; time$	t _{SLOVE}	SCKx, SOTx	External shift	-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx, SINx	clock operation	10	-	10	-	ns
$SCK \uparrow \to SIN \; hold \; time$	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx	1	-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for CLK synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "10. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCLKx_0 and SOTx_1.
- External load capacitance C_L = 30 pF










Synchronous serial (SPI = 0, SCINV = 1)


(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

Parameter	Symbol	Pin	Conditions	V _{CC} < 4.5V		V _{cc} ≥ 4.5V		Unit
		name		Min	Max	Min	Max	
Serial clock cycle time	t _{scyc}	SCKx		4 t _{CYCP}	ı	4 t _{CYCP}	-	ns
SCK ↑ → SOT delay time	t _{shovi}	SCKx,		- 30	+ 30	- 20	+ 20	ns
-		SOTx	Internal shift					
$SIN \to SCK \downarrow setup \ time$	t _{IVSLI}	SCKx, SINx	clock operation	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx]	t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx, SOTx	Fortunal ability	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx, SINx	External shift clock	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXE}	SCKx, SINx	operation	20	-	20	-	ns
SCK falling time	tF	SCKx	1	-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for CLK synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "10. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCLKx_0 and SOTx_1.
- External load capacitance C_L = 30 pF










Synchronous serial (SPI = 1, SCINV = 0)


(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

Parameter	Symbol	Pin	Conditions	V _{CC} < 4.5 V		V _{cc} ≥ 4.5 V		Unit
		name		Min	Max	Min	Max	
Serial clock cycle time	t _{SCYC}	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
$SCK \uparrow \to SOT \ delay \ time$	t _{shovi}	SCKx, SOTx	Internal shift clock operation	- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx, SINx		50	-	30	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns
SOT → SCK ↓ delay time	t _{SOVLI}	SCKx, SOTx		2 t _{CYCP} - 30	-	2 t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \uparrow \to SOT \ delay \ time$	t _{SHOVE}	SCKx, SOTx	Forter and a biff	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx, SINx	External shift clock	10	-	10	-	ns
SCK $\downarrow \rightarrow$ SIN hold time	t _{SLIXE}	SCKx, SINx	operation	20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for CLK synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "10. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCLKx_0 and SOTx_1.
- External load capacitance $C_L = 30 \text{ pF}$










Synchronous serial (SPI = 1, SCINV = 1)


(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

Parameter	Symbol	Pin	Conditions	V _{cc} < 4.5 V		V _{cc} ≥ 4.5 V		Unit
		name		Min	Max	Min	Max	
Serial clock cycle time	t _{scyc}	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	ı	ns
$SCK\downarrow \to SOT\ delay\ time$	t _{SLOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx, SINx	Internal shift clock	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXI}	SCKx, SINx	operation	0	-	0	-	ns
$SOT \to SCK \uparrow delay time$	t _{sovні}	SCKx, SOTx		2 t _{CYCP} - 30	-	2 t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	ı	ns
$SCK\downarrow\toSOTdelaytime$	t _{SLOVE}	SCKx, SOTx	Fortennial ability	-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx, SINx	External shift clock	10	-	10	-	ns
$SCK \uparrow \to SIN \; hold \; time$	t _{SHIXE}	SCKx, SINx	operation	20	-	20	-	ns
SCK falling time	tF	SCKx	1	-	5	-	5	ns
SCK rising time	tR	SCKx	<u> </u>	=	5	=	5	ns

- The above AC characteristics are for CLK synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "10. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCLKx_0 and SOTx_1.
- External load capacitance C_L = 30 pF









When using synchronous serial chip select (SPI = 1, SCINV = 0, MS=0, CSLVL=1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions	V _{cc} < 4	4.5V	V _{CC} ≥ 4	Unit	
i ai ailletei	Symbol	Conditions	Min	Max	Min	Max	Oilit
SCS↓→SCK↓ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↑ hold time	t _{CSHI}	Internal shift	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
CCC decalest times	t _{CSDI}	clock operation	(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS deselect time			+5t _{CYCP}	+5t _{CYCP}	+5t _{CYCP}	+5t _{CYCP}	
SCS↓→SCK↓ setup time	t _{CSSE}		3t _{CYCP} +30	=	3t _{CYCP} +30	=	ns
SCK↑→SCS↑ hold time	t _{CSHE}	F	0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↓→SUT delay time	t _{DSE}		-	40	-	40	ns
SCS↑→SUT delay time	t _{DEE}		0	-	0	-	ns


(*1): CSSU bit value x serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value \mathbf{x} serial chip select timing operating clock cycle [ns]

(*3): CSDS bit value x serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "10. Block Diagram ".
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- When the external load capacitance $C_L = 30pF$.









When using synchronous serial chip select (SPI = 1, SCINV = 1, MS=0, CSLVL=1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Symphol	O a sa distinua	V _{cc} <	4.5V	V _{cc} ≥	- Unit	
	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↓→SCK↑ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↓→SCS↑ hold time	t _{CSHI}	Internal shift	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
000 deserte et tiene		clock operation	(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS deselect time	t _{CSDI}		+5t _{CYCP}	+5t _{CYCP}	+5t _{CYCP}	+5t _{CYCP}	
SCS↓→SCK↑ setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↓→SCS↑ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↓→SOT delay time	t _{DSE}	сюск орегацоп	-	40	-	40	ns
SCS↑→SOT delay time	t _{DEE}		0	-	0	-	ns

- (*1): CSSU bit value × serial chip select timing operating clock cycle [ns]
- (*2): CSHD bit value x serial chip select timing operating clock cycle [ns]
- (*3): CSDS bit value x serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "10. Block Diagram ".
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- When the external load capacitance $C_L = 30pF$.









When using synchronous serial chip select (SPI = 1, SCINV = 0, MS=0, CSLVL=0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Comments and	Conditions	V _{cc} < 4	4.5V	V _{cc} ≥	Unit	
	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↓ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↓ hold time	t _{CSHI}	Internal shift	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}	clock operation	(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
3C3 deselect time			+5t _{CYCP}	+5t _{CYCP}	+5t _{CYCP}	+5t _{CYCP}	115
SCS↑→SCK↓ setup time	t _{CSSE}		3t _{CYCP} +30	=	3t _{CYCP} +30	-	ns
SCK↑→SCS↓ hold time	t _{CSHE}	F	0	=	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↑→SOT delay time	t _{DSE}		=	40	=	40	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns


(*1): CSSU bit value x serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value x serial chip select timing operating clock cycle [ns]

(*3): CSDS bit value x serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "10. Block Diagram ".
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- When the external load capacitance $C_L = 30pF$.









When using synchronous serial chip select (SPI = 1, SCINV = 1, MS=0, CSLVL=0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Downwater	Comple al	Conditions	V _{cc} <	4.5V	V _{cc} ≥	Unit	
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↑ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↓→SCS↓ hold time	t _{CSHI}	Internal shift	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time		clock operation	(*3)-50	(*3)+50	(*3)-50	(*3)+50	no
SCS deselect time	t _{CSDI}		+5t _{CYCP}	+5t _{CYCP}	+5t _{CYCP}	+5t _{CYCP}	ns
SCS↑→SCK↑ setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↓→SCS↓ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↑→SOT delay time	t _{DSE}	- clock operation	-	40	-	40	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns

(*1): CSSU bit value x serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value x serial chip select timing operating clock cycle [ns]


(*3): CSDS bit value x serial chip select timing operating clock cycle [ns]

Notes

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "10. Block Diagram ".
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- When the external load capacitance $C_L = 30pF$.










External clock (EXT = 1): asynchronous only

(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = -40°C to + 105°C)

Parameter	Cumbal	Conditions	Va	Unit	Remarks	
	Symbol	Conditions	Min	Max	Unit	Remarks
Serial clock "L" pulse width	t _{SLSH}		t _{CYCP} + 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}	0 20 - 5	t _{CYCP} + 10	-	ns	
SCK falling time	tF	$C_L = 30 \text{ pF}$	-	5	ns	
SCK rising time	tR		-	5	ns	






14.4.10 External Input Timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Farameter	Syllibol	Fin name	Conditions	Min	Max	Onit	Kemarks	
		ADTGx					A/D converter trigger input	
		FRCKx	-	2 t _{CYCP} *1	-	ns	Free-run timer input clock	
Input pulse width	t _{INH} , t _{INL}	ICxx					Input capture	
	DTTIxX	DTTIxX -		-	ns	Wave form generator		
		INT00 to INT06,		2 t _{CYCP} + 100*1	-	ns	External interrupt,	
		INT15, NMIX	-	500* ²	-	ns	NMI	

^{*1:} t_{CYCP} represents the APB bus clock cycle time except when the APB bus clock stops in STOP mode or in TIMER mode. For the number of the APB bus to which the Multi-function Timer is connected and that of the APB bus to which the External Interrupt Controller is connected, see "10. Block Diagram".

*2: In STOP mode and TIMER mode






14.4.11 QPRC Timing


(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = -40°C to + 105°C)


Donomotor	Compleal	Canditions	Val	ue	l luit
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin "H" width	t _{AHL}	-			
AIN pin "L" width	t _{ALL}	-			
BIN pin "H" width	t _{BHL}	-			
BIN pin "L" width	t _{BLL}	-			
Time from AIN pin "H" level to BIN rise	t _{AUBU}	PC_Mode2 or PC_Mode3			
Time from BIN pin "H" level to AIN fall	t _{BUAD}	PC_Mode2 or PC_Mode3			
Time from AIN pin "L" level to BIN fall	t _{ADBD}	PC_Mode2 or PC_Mode3			
Time from BIN pin "L" level to AIN rise	t _{BDAU}	PC_Mode2 or PC_Mode3			
Time from BIN pin "H" level to AIN rise	t _{BUAU}	PC_Mode2 or PC_Mode3	2 t _{cyce} *		ns
Time from AIN pin "H" level to BIN fall	t _{AUBD}	PC_Mode2 or PC_Mode3	Z CYCP	-	115
Time from BIN pin "L" level to AIN fall	t _{BDAD}	PC_Mode2 or PC_Mode3			
Time from AIN pin "L" level to BIN rise	t _{ADBU}	PC_Mode2 or PC_Mode3			
ZIN pin "H" width	t _{ZHL}	QCR:CGSC="0"			
ZIN pin "L" width	t _{ZLL}	QCR:CGSC="0"			
Time from determined ZIN level to		QCR:CGSC="1"			
AIN/BIN rise and fall	t _{ZABE}	QCR.CGSC= 1			
Time from AIN/BIN rise and fall time to	t	QCR:CGSC="1"			
determined ZIN level	t _{ABEZ}	QCR.CG3C= 1			


^{*:} t_{CYCP} represents the APB bus clock cycle time except when the APB bus clock stops in STOP mode or in TIMER mode. For the number of the APB bus to which the QPRC is connected, see "10. Block Diagram".














14.4.12 I²C Timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Cumbal	Conditions	Standard	d-mode	Fast-n	node	Unit	Remarks
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) START condition								
hold time	t _{HDSTA}		4.0	-	0.6	-	μs	
$SDA\downarrow\toSCL\downarrow$								
SCL clock "L" width	t _{LOW}		4.7	-	1.3	1	μs	
SCL clock "H" width	t _{HIGH}		4.0	-	0.6	1	μs	
(Repeated) START setup time			4.7	_	0.6			
$SCL \uparrow \to SDA \downarrow$	t _{SUSTA}	$C_{L} = 30 \text{ pF},$	4.7	-	0.6	-	μs	
Data hold time	t _{HDDAT}	$R = (Vp/I_{OL})^{*1}$	0	3.45* ²	0	0.9*3	μs	
$SCL\downarrow \to SDA\downarrow\uparrow$			0	0.40	U	0.0	μο	
Data setup time	t _{SUDAT}		250		- 100	-	ns	
$SDA\downarrow\uparrow\toSCL\uparrow$	SUDAT		230	_			115	
STOP condition setup time	t _{susto}		4.0	_	0.6	_	μs	
$SCL \uparrow \rightarrow SDA \uparrow$	SUSTO		4.0	_	0.0	_	μδ	
Bus free time between								
"STOP condition" and	t _{BUF}		4.7	-	1.3	-	μs	
"START condition"								
Noise filter	t _{SP}	8 MHz ≤ t _{CYCP} ≤ 40 MHz	2 t _{CYCP} *4	-	2 t _{CYCP} *4	-	ns	

- *1: R represents the pull-up resistance of the SCL and SDA lines, and C_L the load capacitance of the SCL and SDA lines. Vp represents the power supply voltage of the pull-up resistance, and I_{OL} the V_{OL} guaranteed current.
- *2: The maximum t_{HDDAT} must satisfy at least the condition that the period during which the device is holding the SCL signal at "L" (t_{LOW}) does not extend.
- *3: A Fast-mode I²C bus device can be used in a Standard-mode I²C bus system, provided that the condition of " $t_{SUDAT} \ge 250$ ns" is fulfilled.
- *4: t_{CYCP} represents the APB bus clock cycle time. For the number of the APB bus to which the I²C is connected, see "10. Block Diagram". Set the peripheral bus clock at 8 MHz or more when using the I²C.






14.4.13 SW-DP Timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Comple of	Pin name	Conditions -	Va	lue	Unit	Remarks
	Symbol			Min	Max	Onit	
CWDIO active times		SWCLK,	_	15	_	ns	
SWDIO setup time	t _{SWS}	SWDIO	-	13		115	
CWDIO hold time		SWCLK,		15		20	
SWDIO hold time	t _{swH}	SWDIO	-		-	ns	
CMDIO delevatime	t _{SWD}	SWCLK,	-	-	45	20	
SWDIO delay time		SWDIO				ns	

Note:

- External load capacitance $C_L = 30 pF$





14.5 12-bit A/D Converter

Electrical characteristics of A/D Converter (preliminary values)

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

D	0	Di		Value		1114	Damanta	
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks	
Resolution	-	-	-	-	12	bit		
Integral Nonlinearity	-	-	- 4.5	-	4.5	LSB		
Differential Nonlinearity	-	-	- 2.5	-	+ 2.5	LSB		
Zero transition voltage	V_{ZT}	AN00 to AN07	- 20	-	+ 20	mV		
Full-scale transition voltage	V	AN00 to	AVRH - 20	-	AVRH+ 20	mV	48/52pin product	
	V _{FST}	AN07	AV _{CC} -20	-	AV _{CC} +20		32pin product	
Conversion time	-	-	2.0*1	-	-	μs	AV _{CC} ≥ 4.5V	
Sampling time	Ts	-	*2	-	10	μs	AV _{CC} ≥ 4.5V	
			*2	-			AV _{CC} < 4.5V	
Compare clock cycle*3	Tcck	- 50 - 1000 50 -	1000	ns	AV _{CC} ≥ 4.5V			
			50	-			AV _{CC} < 4.5V	
State transition time to operation permission	Tstt	-	1.0	-	-	μs		
Analog input capacity	C _{AIN}	-	-	-	9.7	pF		
Analan innut variatanaa	D				1.6	kΩ	AV _{CC} ≥ 4.5V	
Analog input resistance	R_{AIN}	-	-	_	2.3	K12	AV _{CC} < 4.5V	
Interchannel disparity	-	-	-	-	4	LSB		
Analog port input current	-	AN00 to AN07	-	-	5	μA		
Analog input voltage		AN00 to AN07	AV _{SS}	-	AVRH	V	48/52pin product	
Analog Input Voltage	-		AV _{SS}	-	AV _{CC}		32pin product	
Reference voltage	-	AVRH	2.7	-	AV_CC	V	Only 48/52pin product	

^{*1:} The conversion time is the value of "sampling time (Ts) + compare time (Tc)".

The minimum conversion time is computed according to the following conditions: sampling time = 600 ns, compare time = 1400 ns (AVcc ≥ 4.5 V).

Ensure that the conversion time satisfies the specifications of the sampling time (Ts) and compare clock cycle (Tcck).


For details of the settings of the sampling time and compare clock cycle, refer to "CHAPTER: A/D Converter" in "FM0+ Family PERIPHERAL MANUAL Analog Macro Part".

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.

For the number of the APB bus to which the A/D Converter is connected, see "10. Block Diagram". The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

- *2: The required sampling time varies according to the external impedance. Set a sampling time that satisfies (Equation 1).
- *3: The compare time (Tc) is the result of (Equation 2).





(Equation 1) Ts \geq (R_{AIN} + Rext) \times C_{AIN} \times 9

Ts: Sampling time

 R_{AIN} : Input resistance of A/D Converter = 1.6 kΩ with 4.5 \leq AVCC \leq 5.5 ch.1 to ch.5

Input resistance of A/D Converter = 1.4 k Ω with 4.5 \leq AVCC \leq 5.5 ch.0, ch.6, ch.7 Input resistance of A/D Converter = 2.3 k Ω with 2.7 \leq AVCC < 4.5 ch.1 to ch.5 Input resistance of A/D Converter = 2.0 k Ω with 2.7 \leq AVCC < 4.5 ch.0, ch.6, ch.7

C_{AIN}: Input capacitance of A/D Converter = 9.7 pF with $2.7 \le \text{AVCC} \le 5.5$

Rext: Output impedance of external circuit

(Equation 2) $Tc = Tcck \times 14$

Tc: Compare time
Tcck: Compare clock cycle



Definitions of 12-bit A/D Converter terms

■ Resolution : Analog variation that is recognized by an A/D converter.


■ Integral Nonlinearity : Deviation of the line between the zero-transition point (0b000000000000 ←→

0b0000000001) and the full-scale transition point (0b111111111110 \longleftrightarrow

0b1111111111) from the actual conversion characteristics.

■ Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to change the

output code by 1 LSB.



*1: At the 32pin product, it is AV_{CC}

Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N : A/D converter digital output value.

 V_{ZT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.



14.6 Low-voltage Detection Characteristics

14.6.1 Low-voltage Detection Reset

 $(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

D	0	0 1111		Value		1114	Danie anter
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHR*1 = 0000	2.25	2.45	2.65	V	When voltage drops
Released voltage	VDH	5VHR = 0000	2.30	2.50	2.70	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 0001	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH	SVHR = 0001	Same as	SVHR = 000	0 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 0010	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH	SVHR = 0010	Same as	SVHR = 000	0 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 0011	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	SVHR = 0011	Same as	SVHR = 000	0 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 0100	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	SVHR = 0100	Same as	SVHR = 000	0 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 0101	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	SVHR = 0101	Same as	SVHR = 000	0 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 0110	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	SVHR = 0110	Same as	SVHR = 000	0 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 0111	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	SVAR = UIII	Same as	SVHR = 000	0 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 1000	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	3VHK = 1000	Same as	SVHR = 000	0 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 1001	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	SVHR = 1001	Same as	SVHR = 000	0 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 1010	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	3VHK = 1010	Same as	SVHR = 000	0 value	V	When voltage rises
LVD stabilization wait time	T_LVDW	-	-	-	8160x t _{CYCP} *2	μs	
LVD detection delay time	T _{LVDDL}	-	-	-	200	μs	

^{*1:} SVHR bit of Low-Voltage Detection Voltage Control Register (LVD_CTL) is reset to SVHR = 0000 by low voltage detection reset.

 $^{^*}$ 2: t_{CYCP} indicates the APB1 bus clock cycle time.



14.6.2 Low-voltage Detection Interrupt

 $(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Danamatan	Comple of	Canditiana		Value		I I mit	Domonto
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHI = 0011	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	2 AUI = 00 I I	2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	C)/ 0400	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	SVHI = 0100	2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	C)/ 04.04	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	SVHI = 0101	3.04	3.30	3.56	V	When voltage rises
Detected voltage	VDL	C)///// 0440	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	SVHI = 0110	3.40	3.70	4.00	V	When voltage rises
Detected voltage	VDL	C) // II	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	SVHI = 0111	3.50	3.80	4.10	V	When voltage rises
Detected voltage	VDL	C)/	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	SVHI = 1000	3.77	4.10	4.43	V	When voltage rises
Detected voltage	VDL	C)/	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	SVHI = 1001	3.86	4.20	4.54	V	When voltage rises
Detected voltage	VDL	C)/	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	SVHI = 1010	3.96	4.30	4.64	V	When voltage rises
LVD stabilization wait time	T_{LVDW}	-	-	-	8160 x t _{CYCP} *	μs	
LVD detection delay time	T _{LVDDL}		-	-	200	μs	

 $[\]ensuremath{^{*:}}\xspace t_{\ensuremath{\mathsf{CYCP}}}\xspace$ represents the APB1 bus clock cycle time.



14.7 Flash Memory Write/Erase Characteristics

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{Ta} = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$

Paramete			Value		Unit	Remarks
Parameter		Min	Тур	Max	Unit	Remarks
Contar areas time	Large sector	-	1.1	TBD	s	The sector erase time includes the time of writing
Sector erase time	Small sector		0.7	TBD	<u> </u>	prior to internal erase.
Halfword (16-bit) write tir	ne	-	30	TBD	μs	The halfword (16-bit) write time excludes the system-level overhead.
Chip erase time	Chip erase time		5	TBD	s	The chip erase time includes the time of writing prior to internal erase.

Write/erase cycle and data hold time (target value)

Write/erase cycle	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	

^{*:} This value was converted from the result of a technology reliability assessment. (This value was converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature value being + 85°C).



14.8 Return Time from Low-Power Consumption Mode

14.8.1 Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


Return Count Time

$$(V_{CC} = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$$

Parameter	Cumbal	Va	lue	Unit	Remarks
Parameter	Symbol	Тур	Max*	Unit	Remarks
SLEEP mode		Т	BD	μs	
High-speed CR TIMER mode,					
Main TIMER mode,		TBD	TBD	μs	
PLL TIMER mode					
Low-speed CR TIMER mode	Ticnt	TBD	TBD	μs	
Sub TIMER mode		TBD	TBD	μs	
RTC mode,	1	TBD	TBD		
STOP mode		IBD	IBD	μs	

^{*:} The maximum value depends on the accuracy of built-in CR.


Operation example of return from Low-Power consumption mode (by external interrupt*)



^{*:} External interrupt is set to detecting fall edge.



Operation example of return from Low-Power consumption mode (by internal resource interrupt*)



^{*:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family PERIPHERAL MANUAL.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER: Low Power Consumption Mode" in "FM0+ Family PERIPHERAL MANUAL".



14.8.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

$$(V_{CC} = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$$

Parameter	Symbol	Value		Unit	Remarks
		Тур	Max*	Unit	Remarks
SLEEP mode		TBD	TBD	μs	
High-speed CR TIMER mode,					
Main TIMER mode,		TBD	TBD	μs	
PLL TIMER mode	- .				
Low-speed CR TIMER mode	Trcnt	TBD	TBD	μs	
Sub TIMER mode		TBD	TBD	μs	
RTC/STOP mode		TBD	TBD	μs	


^{*:} The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)





Operation example of return from low power consumption mode (by internal resource reset*)



^{*:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family PERIPHERAL MANUAL.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER: Low Power Consumption Mode" in "FM0+ Family PERIPHERAL MANUAL".
- The time during the power-on reset/low-voltage detection reset is excluded. See "14.4.7 Power-on Reset Timing in 14.4 AC Characteristics in 14. Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.





15. Ordering Information

Part number	Package	
S6E1A11B0AGP2	Plastic • LQFP (0.80 mm pitch), 32 pins	
S6E1A12B0AGP2	(FPT-32P-M30)	
S6E1A11B0AGN2	Plastic • QFN (0.50 mm pitch), 32 pins	
S6E1A12B0AGN2	(LCC-32P-M73)	
S6E1A11C0AGV2	Plastic • LQFP (0.50 mm pitch), 48 pins	
S6E1A12C0AGV2	(FPT-48P-M49)	
S6E1A11C0AGN2	Plastic • QFN (0.50 mm pitch), 48 pins	
S6E1A12C0AGN2	(LCC-48P-M74)	
S6E1A11C0AGF2	Plastic • LQFP (0.65 mm pitch), 52 pins	
S6E1A12C0AGF2	(LCC-52P-M02)	




16. Package Dimensions







Please check the latest package dimension at the following URL.


















48-pin plastic QFN	Lead pitch	0.50 mm
	Package width× package length	7.00 mm × 7.00 mm
annanan annanan	Sealing method	Plastic mold
	Mounting height	0.80 mm MAX
	Weight	0.12 g
(LCC-48P-M74)		





52-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	10.00 × 10.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
(FPT-52P-M02)	Code (Reference)	P-LFQFP52-10 × 10-0.65





17. Major Changes

Page	Section	Change Results		
Revision 0.1				
-	-	Initial release		





Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2013 Spansion Inc. All rights reserved. Spansion[®], the Spansion logo, MirrorBit[®], MirrorBit[®] EclipseTM, ORNANDTM and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.