32-bit ARMTM CortexTM-M3 based Microcontroller



MB9A420L Series

MB9AF421K/L

■ DESCRIPTION

The MB9A420L Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost.

These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs, DACs and Communication Interfaces (CAN, UART, CSIO, I²C, LIN).

The products which are described in this data sheet are placed into TYPE11 product categories in "FM3 Family PERIPHERAL MANUAL".

Note: ARM and Cortex are the trademarks of ARM Limited in the EU and other countries.





■ FEATURES

• 32-bit ARM Cortex-M3 Core

- Processor version: r2p1
- Up to 40 MHz Frequency Operation
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
- 24-bit System timer (Sys Tick): System timer for OS task management

On-chip Memories

[Flash memory]

- · 64 Kbytes
- · Read cycle: 0 wait-cycle
- · Security function for code protection

[SRAM]

This series contains 4Kbyte on-chip SRAM memories. This is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus of Cortex-M3 core.

- · SRAM0: None
- · SRAM1: 4Kbyte

CAN Interface (Max 1channel)

- · Compatible with CAN Specification 2.0A/B
- Maximum transfer rate: 1 Mbps
- · Built-in 32 message buffer

Multi-function Serial Interface (Max 4channels)

- 4 channels without FIFO (ch.0, ch.1, ch.3, ch.5)
- · Operation mode is selectable from the followings for each channel.
 - UART
 - · CSIO
 - · LIN
 - I²C

[UART]

- · Full duplex double buffer
- · Selection with or without parity supported
- · Built-in dedicated baud rate generator
- · External clock available as a serial clock
- · Various error detection functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- Full duplex double buffer
- · Built-in dedicated baud rate generator
- · Overrun error detection function available

[LIN]

- · LIN protocol Rev.2.1 supported
- Full duplex double buffer
- · Master/Slave mode supported
- LIN break field generation (can be changed to 13-bit to 16-bit length)
- LIN break delimiter generation (can be changed to 1-bit to 4-bit length)
- Various error detection functions available (parity errors, framing errors, and overrun errors)

[I²C]

Standard mode (Max 100kbps) / High-speed mode (Max 400kbps) supported

A/D Converter (Max 8channels)

[12-bit A/D Converter]

- · Successive Approximation type
- Conversion time: 1.0µs @ 5V
- Priority conversion available (priority at 2levels)
- · Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)

• D/A Converter (Max 1channel)

- R-2R type
- · 10-bit resolution

• Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- · 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer

• General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built-in. It can set which I/O port the peripheral function can be allocated to.

- · Capable of pull-up control per pin
- · Capable of reading pin level directly
- Built-in the port relocate function
- Up to 51 high-speed general-purpose I/O Ports@64pin Package
- Some ports are 5V tolerant

See "■LIST OF PIN FUNCTIONS" and "■I/O CIRCUIT TYPE" to confirm the corresponding pins.

Dual Timer (32/16-bit Down Counter)

The Dual Timer consists of two programmable 32/16-bit down counters. Operation mode is selectable from the followings for each channel.

- · Free-running
- Periodic (=Reload)
- · One-shot

Multi-function Timer

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3ch./unit
- Input capture × 3ch./unit
- Output compare × 6ch./unit
- A/D activation compare \times 3ch./unit
- Waveform generator × 3ch./unit
- 16-bit PPG timer × 3ch./unit

IGBT mode is contained

The following function can be used to achieve the motor control.

- · PWM signal output function
- · DC chopper waveform output function
- · Dead time function
- Input capture function
- · A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- · Leap year automatic count is available.

External Interrupt Controller Unit

- Up to 19 external interrupt input pins @ 64pin Package
- Include one non-maskable interrupt (NMI) input pin

Watchdog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

The "Hardware" watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the "Hardware" watchdog is active in any low-power consumption modes except RTC, STOP modes.

Clock and Reset

[Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL).

Main Clock
Sub Clock
Built-in high-speed CR Clock
Built-in low-speed CR Clock
100 kHz

· Main PLL Clock

[Resets]

- Reset requests from INITX pin
- · Power-on reset
- · Software reset
- · Watchdog timers reset
- Low-voltage detection reset
- · Clock Super Visor reset

PRELIMINARY

MB9A420L Series

Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- If external clock failure (clock stop) is detected, reset is asserted.
- If external frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

Low-Power Consumption Mode

Four low-power consumption modes supported.

- · SLEEP
- TIMER
- RTC
- · STOP

Debug

Serial Wire JTAG Debug Port (SWJ-DP)

Unique ID

Unique value of the device (41-bit) is set.

Power Supply

Wide range voltage: VCC = 2.7V to 5.5V

■ PRODUCT LINEUP

Memory size

Product name		MB9AF421K/L
On-chip Flash memory		64 Kbytes
On-chip SRAM	SRAM1	4 Kbytes

Function

Product name			MB9AF421K	MB9AF421L		
Pin count				48/52 64		
CPU				Cortex-M3		
Freq.			40 MHz			
Power	supply volt	age rang	e	2.7V to	o 5.5V	
CAN				1ch. (Max)	
Multi-function Serial Interface (UART/CSIO/LIN/I ² C)		face	4ch. (Max) ch.0, ch.1, ch.3, ch.5: No FIFO (In ch.5, only UART and LIN are available.)	4ch. (Max) ch.0, ch.1, ch.3, ch.5: No FIFO		
Base Ti (PWC/I	imer Reload tim	er/PWM/	/PPG)	8ch. (Max)	
	A/D activ	ation	3ch.			
	Input cap	ture	3ch.			
MF-	Free-run	timer	3ch.			
Timer	Output co	mpare	6ch.	1 u	nit	
Tillici	Waveforn generator		3ch.			
	PPG (IGBT m	ode)	3ch.			
Dual T	imer			1 u	nit	
Real-Ti	ime Clock			1 u	nit	
Watcho	log timer			1ch. (SW) +	- 1ch. (HW)	
Externa	al Interrupt	S		14pins (Max) + NMI × 1	19pins (Max) + NMI \times 1	
I/O por				36pins (Max)	51pins (Max)	
12-bit <i>I</i>	A/D conver	ter		8ch. (1	l unit)	
	D/A conver			1ch. (,	
	Clock Supe			Y		
LVD (Low-Voltage Detector)			2ch.			
Built-ir	$_{\rm CR}$	High-spec	ed	4 MHz	` ,	
	1	Low-spee	ed	100 kHz (Typ)		
	Function			SWJ		
Unique	ID			Y	es	

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.

■ PACKAGES


Product name Package	MB9AF421K	MB9AF421L
LQFP: FPT-48P-M49 (0.5mm pitch)	0	-
QFN: LCC-48P-M74 (0.5mm pitch)	O	-
LQFP: FPT-52P-M02 (0.65mm pitch)	0	-
LQFP: FPT-64P-M38 (0.5mm pitch)	-	O
LQFP: FPT-64P-M39 (0.65mm pitch)	-	O
QFN: LCC-64P-M25 (0.5mm pitch)	-	O

O: Supported

Note: See "■PACKAGE DIMENSIONS" for detailed information on each package.


■ PIN ASSIGNMENT

• FPT-64P-M38/M39




<Note>

LCC-64P-M25




<Note>

• FPT-48P-M49




<Note>

LCC-48P-M74



<Note>

• FPT-52P-M02



<Note>

■ LIST OF PIN FUNCTIONS

• List of pin numbers

	Pin No			1/0	Dia stata		
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type		
1	1	1	VCC	-	-		
			P50				
2	2	2	INT00_0	H^{*1}	K		
			SIN3_1				
			P51				
3	3	3	INT01_0	H*2	K		
3	J	J	SOT3_1 (SDA3_1)		T.		
			P52				
4	4	4	INT02_0	H^{*2}	IZ.		
4	4	4	SCK3_1	— н*	K		
			(SCL3_1)				
			P30				
5	-	-	TIOB0_1	E	K		
			INT03_2				
			P31				
6	-	-	TIOB1_1	E	K		
			INT04_2				
			P32				
7	-	-	TIOB2_1	Е	K		
			INT05_2				
			P33				
8	_	_	INT04_0	E	K		
			TIOB3_1				
			ADTG_6				
			P39				
9	6	5	DTTIOX_0	— Е	K		
			INT06_0				
			ADTG_2				
			P3A				
			RTO00_0 (PPG00_0)				
10	7	6	TIOA0_1	G	K		
10	,	0	INT07_0	\dashv	K		
			SUBOUT_2				
			RTCCO_2				
			P3B				
4.5		_	RTO01_0	\dashv	_		
11	8	7	(PPG00_0)	G	J		
					TIOA1_1		

	Pin No			I/O circuit	Pin state				
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	type	type				
			P3C						
			RTO02_0						
12	9	8	(PPG02_0)	G	K				
			TIOA2_1						
			INT18_2						
			P3D						
13	10	9	RTO03_0	G	J				
			(PPG02_0)	_					
			TIOA3_1						
			P3E	_					
14	11	10	RTO04_0 (PPG04_0)	G	K				
14	11	10	TIOA4_1		K				
			INT19_2						
			P3F						
			RTO05_0						
15	12	11	(PPG04_0)	G	J				
			TIOA5_1						
16	13	12	VSS		_				
17	14	13	C						
18	15	14	VCC		=				
	16		P46	_					
19		15	X0A	D	F				
20	17	1.0	P47	-					
20	17	16	X1A	D	G				
21	18	17	INITX	В	С				
	19	19					P49		
			18	TIOB0_0	_				
22		DAG	INT20_1	_ K	K				
			SOT3_2						
	-	-	(SDA3_2)						
			P4A						
	20	19	TIOB1_0						
23			INT21_1	Е	K				
	_	-	SCK3_2						
			(SCL3_2)						
			P4B						
24	-	_	TIOB2_0	Е	K				
			INT22_1						
			IGTRG_0						
25			P4C		17				
25	-	-	TIOB3_0	E	K				
			INT12_0						
26			P4D		17				
	-	-	TIOB4_0	E	K				
			INT13_0						
27			P4E		I/				
27		-	-	TIOB5_0	E	K			
			INT06_2						

	Pin No			I/O eirevit	Din state
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type
28	22	20	PE0 MD1	С	Е
29	23	21	MD0	J	D
			PE2		
30	24	22	X0	A	A
21	25	22	PE3	A	D
31	25	23	X1	A	В
32	26	24	VSS	-	-
33	-	-	VCC	-	-
			P10		
34	27	25	AN00	F	L
34	21	23	SCK1_1	1	L
			(SCL1_1)		
			P11		
			AN01		
35	28	26	SIN1_1	_ F	M
			INT02_1		
			RX1_2		
			FRCK0_2		
			P12		
	29		AN02	F	L
36		27	SOT1_1 (SDA1_1)		
			TX1_2		
			IC00_2		
37	30	28	AVSS	-	-
			P14		
			AN04		
38	31	29	SINO_1	F	M
			INT03_1		
			IC02_2		
			P15		
			AN05		
39	32	30	SOT0_1	F	M
			(SDA0_1)		
			INT14_0		
			IC03_2		
40	-	-	P17	Е	K
	22	21	INT04_1		
41	33	31	AVCC	-	
42	34	32	AVRH	-	
43	35	33	AVRL	-	1
44	-	-	P18	E	J
45	-	-	P19	E	J

	Pin No			I/O circuit	Pin state
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	type	type
·			P23		
46			AN12		
	37	34	SCK0_0	I*2	M
			(SCL0_0)		
			TIOA7_1		
			P22		
			AN13		
47	38	35	SOT0_0	I*2	M
			(SDA0_0)		
			TIOB7_1		
			P21		
48	39	36	AN14	$ I^{*1}$	M
			SIN0_0		
			INT06_1		
49	41	37	P00	E	I
.,			TRSTX	_	_
			P01		
50	42	38	TCK	E	I
			SWCLK		
51	43	39	P02	E	I
<i>J</i> 1	15	37	TDI	2	1
	44	44 40	P03	E	
52			TMS		I
			SWDIO		
			P04		
53	45	41	TDO	E	I
			SWO		
54	_	_	P0A	E	K
31			INT00_2	L	
			P0B		
55	-	-	TIOB6_1	E	K
			INT18_0		
			P0C		
56	-	-	TIOA6_1	E	K
			INT19_0		
			P0F		
			NMIX		
57	46	42	SUBOUT_0	E	Н
			CROUT_1	_	
			RTCCO_0		
			P62		
58	-	_	SCK5_0	Е	J
			(SCL5_0)		
			ADTG_3		

	Pin No			I/O circuit	Pin state
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	type	type
			P61		
59	47	43	SOT5_0 (SDA5_0)	E	J
			TIOB2_2	7	
			DTTI0X_2	7	
	48	44	P60		K
			SIN5_0	I* ²	
60			TIOA2_2		
			INT15_1		
			IGTRG_1		
61	49	45	P80	E	K
01	47	43	INT16_1	L	IX.
62	50	46	P81	E	K
02	30	40	INT17_1	E	K
63	51	47	P82	Е	J
64	52	48	VSS	-	=
-	5, 21, 36, 40	-	NC		-

^{*1: 5}V tolerant I/O, without PZR function

^{*2: 5}V tolerant I/O, with PZR function

• List of pin functions

Pin				Pin No	
function	Pin name	Function description	LQFP-64	LQFP-52	LQFP-48
Turiction			QFN-64	LQFF-32	QFN-48
ADC	ADTG_2		9	6	5
	ADTG_3	A/D converter external trigger input pin	58	-	-
	ADTG_6		8	-	-
	AN00		34	27	25
	AN01		35	28	26
	AN02		36	29	27
	AN04	A/D converter analog input pin.	38	31	29
	AN05	ANxx describes ADC ch.xx.	39	32	30
	AN12		46	37	34
	AN13		47	38	35
	AN14		48	39	36
Base Timer	TIOA0_1	Base timer ch.0 TIOA pin	10	7	6
0	TIOB0_0	-	22	19	18
	TIOB0_1	Base timer ch.0 TIOB pin	5	-	_
Base Timer	TIOA1_1	Base timer ch.1 TIOA pin	11	8	7
1	TIOB1_0		23	20	19
_	TIOB1 1	Base timer ch.1 TIOB pin	6	-	-
Base Timer	TIOA2_1		12	9	8
2	TIOA2_2	Base timer ch.2 TIOA pin	60	48	44
2	TIOR2_0		24	-	-
	TIOB2_1	Base timer ch.2 TIOB pin	7	_	_
	TIOB2_1	Buse timer en.2 110B pm	59	47	43
Base Timer	TIOA3_1	Base timer ch.3 TIOA pin	13	10	9
3	TIOB3_0	Base timer cir.5 TroA pin	25	-	-
3	TIOB3_0	Base timer ch.3 TIOB pin	8		
Base Timer	TIOD3_1	Base timer ch.4 TIOA pin	14	11	10
4	TIOB4_0	Base timer ch.4 TIOB pin	26	11	10
Base Timer	TIOD4_0	-	15	12	11
5	TIOA5_1	Base timer ch.5 TIOA pin Base timer ch.5 TIOB pin	27	12	-
Base Timer	TIOB5_0	Base timer ch.6 TIOA pin	56	_	
6	TIOB6_1	Base timer ch.6 TIOB pin	55	-	-
Base Timer	TIOB0_1		46	37	34
7		Base timer ch.7 TIOA pin	47	38	35
· · · · · · · · · · · · · · · · · · ·	TIOB7_1	Base timer ch.7 TIOB pin	50	42	38
Debugger	SWCLK	Serial wire debug interface clock input pin	30	42	30
	SWDIO	Serial wire debug interface data input / output pin	52	44	40
	SWO	Serial wire viewer output pin	53	45	41
	TCK	J-TAG test clock input pin	50	42	38
	TDI	J-TAG test data input pin	51	43	39
	TDO	J-TAG debug data output pin	53	45	41
	TMS	J-TAG test mode state input/output pin	52	44	40
	TRSTX	J-TAG test inoue state input/output pin J-TAG test reset input pin	49	41	37
	11.5711	2 222 tout robot input pin	1 17	1.1	51

Pin				Pin No	
function	Pin name	Function description	LQFP-64	LQFP-52	LQFP-48
Turiction			QFN-64	LQFF-02	QFN-48
External	INT00_0	E 4 1 '- 4 4 - 00 ' 4 '-	2	2	2
Interrupt	INT00_2	External interrupt request 00 input pin	54	-	-
	INT01_0	External interrupt request 01 input pin	3	3	3
	INT02_0	External interrupt request 02 input pin	4	4	4
	INT02_1	External interrupt request 02 input pin	35	28	26
	INT03_1	External interrupt request 03 input pin	38	31	29
	INT03_2	External interrupt request 05 input pin	5	-	-
	INT04_0		8	-	-
	INT04_1	External interrupt request 04 input pin	40	-	ı
	INT04_2		6	-	ı
	INT05_2	External interrupt request 05 input pin	7	-	ı
	INT06_0		9	6	5
	INT06_1	External interrupt request 06 input pin	48	39	36
	INT06_2		27	-	ı
	INT07_0	External interrupt request 07 input pin	10	7	6
	INT12_0	External interrupt request 12 input pin	25	-	ı
	INT13_0	External interrupt request 13 input pin	26	-	ı
	INT14_0	External interrupt request 14 input pin	39	32	30
	INT15_1	External interrupt request 15 input pin	60	48	44
	INT16_1	External interrupt request 16 input pin	61	49	45
	INT17_1	External interrupt request 17 input pin	62	50	46
	INT18_0	External interrupt request 10 input nin	55	-	ı
	INT18_2	External interrupt request 18 input pin	12	9	8
	INT19_0	External interrupt request 19 input pin	56	-	-
	INT19_2	External interrupt request 19 input pin	14	11	10
	INT20_1	External interrupt request 20 input pin	22	19	18
	INT21_1	External interrupt request 21 input pin	23	20	19
	INT22_1	External interrupt request 22 input pin	24	-	-
	NMIX	Non-Maskable Interrupt input pin	57	46	42


Die				Pin No	
Pin	Pin name	Function description	LQFP-64		LQFP-48
function		1 11 11 11 11 11 11 11 11 11 11 11 11 1	QFN-64	LQFP-52	QFN-48
GPIO	P00		49	41	37
0110	P01		50	42	38
	P02		51	43	39
	P03		52	44	40
	P04	General-purpose I/O port 0	53	45	41
		General-purpose 1/O port o	54	43	41
	POA			-	-
	POB		55	-	-
	POC POE		56	-	-
	POF		57	46	42
	P10		34	27	25
	P11		35	28	26
	P12		36	29	27
	P14	General-purpose I/O port 1	38	31	29
	P15	General pulpose 1/0 port 1	39	32	30
	P17		40	-	-
	P18		44	-	-
	P19		45	_	
	P21		48	39	36
	P22	General-purpose I/O port 2	47	38	35
	P23		46	37	34
	P30		5	-	-
	P31		6	_	
	P32		7	_	_
	P33		8	_	_
	P39		9	6	5
	P3A	General-purpose I/O port 3	10	7	6
	P3B	General-purpose 1/0 port 3	11	8	7
	P3C		12	9	8
			13		9
	P3D			10	
	P3E		14	11	10
	P3F		15	12	11
	P46		19	16	15
	P47		20	17	16
	P49		22	19	18
	P4A	General-purpose I/O port 4	23	20	19
	P4B		24	-	-
	P4C		25	-	-
	P4D		26	-	-
	P4E		27	-	-
	P50		2	2	2
	P51	General-purpose I/O port 5	3	3	3
	P52		4	4	4
	P60		60	48	44
	P61	General-purpose I/O port 6	59	47	43
	P62	*	58	-	-
	P80		61	49	45
	P81	General-purpose I/O port 8	62	50	46
	P82	Fare the fare and the fare the	63	51	47
	PE0		28	22	20
	PE2	General-purpose I/O port E	30	24	22
		General-purpose I/O port E	31	25	23
L	PE3		J 1	23	43


Pin				Pin No			
function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48		
Multi-	SIN0_0	Multi-function serial interface ch.0 input pin	48	39	36		
function	SIN0_1	Munit-runction serial interface cir.o input pin	38	31	29		
Serial 0	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and	47	38	35		
	SOT0_1 (SDA0_1)	as SDA0 when it is used in an I ² C (operation mode 4).	39	32	30		
	Multi-function serial interface ch.0 clock I/O pin. SCK0_0 (SCL0_0) Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an I ² C (operation mode 4).	46	37	34			
Multi-	SIN1_1	Multi-function serial interface ch.1 input pin	35	28	26		
function Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I ² C (operation mode 4).	36	29	27		
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation mode 2) and as SCL1 when it is used in an I ² C (operation mode 4).	34	27	25		
Multi-	SIN3_1	Multi-function serial interface ch.3 input pin	2	2	2		
function Serial 3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and	3	3	3		
	SOT3_2 (SDA3_2)	as SDA3 when it is used in an I ² C (operation mode 4).	22	-	-		
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a	4	4	4		
	SCK3_2 (SCL3_2)	CSIO (operation mode 2) and as SCL3 when it is used in an I ² C (operation mode 4).	23	-	-		


Pin				Pin No	
function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48
Multi-	SIN5_0	Multi-function serial interface ch.5 input pin	60	48	44
function Serial 5	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I ² C (operation mode 4).	59	47	43
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I ² C (operation mode 4).	58	-	-
Multi- function	DTTI0X_0	Input signal of waveform generator to control outputs RTO00 to RTO05 of Multi-function	9	6	5
Timer	DTTI0X_2	timer 0.	59	47	43
0	FRCK0_2	16-bit free-run timer ch.0 external clock input pin	35	28	26
	IC00_2	16-bit input capture input pin of Multi-function	36	29	27
	IC02_2	timer 0.	38	31	29
	IC03_2	ICxx describes channel number. Waveform generator output pin of	39	32	30
	RTO00_0 (PPG00_0)	Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	10	7	6
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	11	8	7
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	12	9	8
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	13	10	9
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	14	11	10
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	15	12	11
	IGTRG_0	PPG IGBT mode external trigger input pin	24	-	-
	IGTRG_1	11 0 1001 mode external trigger input pill	60	48	44


D:-	Pin name	Function description	Pin No		
Pin function			LQFP-64	LOED 50	LQFP-48 QFN-48
			QFN-64	LQFP-52	QFN-48
CAN	TX1_2	CAN interface TX output pin	36	29	27
	RX1_2	CAN interface RX input pin	35	28	26
Real-time	RTCCO_0	0.5 seconds pulse output pin of Real-time clock	57	46	42
clock	RTCCO_2	0.3 seconds pulse output pill of Real-time clock	10	7	6
	SUBOUT_0	Sub clock output pin	57	46	42
	SUBOUT_2	Sub clock output pili	10	7	6
DAC	DA0_0	D/A converter ch.0 analog output pin	22	19	18
RESET	INITX	External Reset Input pin.	21	18	17
	INITA	A reset is valid when INITX="L".	21		
Mode		Mode 0 pin.			
	MD0	During normal operation, MD0="L" must be	29	23	21
	WIDO	input. During serial programming to Flash	2)		
		memory, MD0="H" must be input.			
		Mode 1 pin.			
	MD1	During serial programming to Flash memory,	28	22	20
		MD1="L" must be input.			
POWER	******	Power supply Pin	1	1	1
	VCC		18	15	14
G) ID			33	-	-
GND	VSS	GND Pin	16	13	12
			32	26	24
GI O GIZ	****		64	52	48
CLOCK	X0	Main clock (oscillation) input pin	30	24	22
	X0A	Sub clock (oscillation) input pin	19	16	15
	X1	Main clock (oscillation) I/O pin	31	25	23
	X1A	Sub clock (oscillation) I/O pin	20	17	16
	CROUT_1	Built-in high-speed CR-osc clock output port	57	46	42
Analog	AVCC	A/D converter and D/A converter analog power	41	33	31
POWER	ANDII	supply pin	42	24	22
A 1	AVRH	A/D converter analog reference voltage input pin	42	34	32
Analog	AVSS	A/D converter and D/A converter GND pin	37	30	28
GND	AVRL	A/D converter analog reference voltage input pin	43	35	33
C pin	C	Power supply stabilization capacity pin	17	14	13

■ I/O CIRCUIT TYPE









Туре	Circuit	Remarks
I	P-ch Digital output R Pull-up resistor control Standby mode control Analog input Input control	 CMOS level output CMOS level hysteresis input With input control Analog input 5V tolerant With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50kΩ I_{OH}= -4mA, I_{OL}= 4mA Available to control PZR registers. Only P23, P22, P60. When this pin is used as an I²C pin, the digital output P-ch transistor is always off
J	Mode input	CMOS level hysteresis input
K	P-ch Digital output N-ch Digital output Pull-up resistor control Digital input Standby mode control Analog output	 CMOS level output CMOS level hysteresis input With input control Analog output With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH} = -4mA, I_{OL} = 4mA

■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-2Ea

• Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

• Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

 When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf

■ HANDLING DEVICES

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately $0.1~\mu F$ be connected as a bypass capacitor between each Power supply pin and GND pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed $0.1 \text{ V/}\mu\text{s}$ when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

• Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystaloscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

Surface mount type

Size : More than $3.2\text{mm} \times 1.5\text{mm}$

Load capacitance: Approximately 6pF to 7pF


Lead type

Load capacitance: Approximately 6pF to 7pF

• Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




• Handling when using Multi-function serial pin as I²C pin

If it is using the multi-function serial pin as I^2C pins, P-ch transistor of digital output is always disabled. However, I^2C pins need to keep the electrical characteristic like other pins and not to connect to the external I^2C bus system with power OFF.

• C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_S) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about $4.7\mu F$ would be recommended for this series.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

• Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter and D/A converter, connect AVCC = VCC and AVSS = VSS.

Turning on: $VCC \rightarrow AVCC \rightarrow AVRH$ Turning off: $AVRH \rightarrow AVCC \rightarrow VCC$

• Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

• Differences in features among the products with different memory sizes and between Flash memory products and MASK products


The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

• Pull-Up function of 5V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.


■ BLOCK DIAGRAM




■ MEMORY SIZE

See " • Memory size" in "■PRODUCT LINEUP" to confirm the memory size.

■ MEMORY MAP





^{*:} See "MB9A420L/120L/MB9B120J Series FLASH PROGRAMMING MANUAL" to confirm the detail of Flash memory.

Peripheral Address Map

Start address End address Bus Peripherals 0x4000_0000 0x4000_0FFF AHB Flash Memory I/F register 0x4001_0000 0x4001_0FFF Reserved 0x4001_0000 0x4001_1FFF Reserved 0x4001_0000 0x4001_1FFF APB0 0x4001_0000 0x4001_1FFF APB0 0x4001_0000 0x4001_1FFF APB0 0x4001_0000 0x4001_1FFF APB0 0x4002_0000 0x4001_1FFF APB0 0x4002_0000 0x4002_0FFF Reserved 0x4002_0000 0x4002_0FFF Reserved 0x4002_0000 0x4002_0FFF APB1 0x4003_0000 0x4003_0FFF APB1 0x4003_0000 0x4003_0FFF APB1 0x4003_0000 0x4003_0FFF APB2 0x4003_0000 0x4003_0FFF <th>Peripheral Add</th> <th>•</th> <th></th> <th><u> </u></th>	Peripheral Add	•		<u> </u>
0x4000_1000 0x4000_FFFF AFIB Reserved 0x4001_0000 0x4001_FFF Clock/Reset Control 0x4001_2000 0x4001_FFF APBO 0x4001_3000 0x4001_FFF Software Watchdog timer 0x4001_5000 0x4001_FFF Software Watchdog timer 0x4001_5000 0x4001_FFFF Software Watchdog timer 0x4002_0000 0x4002_OFFF Software Watchdog timer 0x4002_1000 0x4002_OFFF Watched the served 0x4002_1000 0x4002_OFFF Watched the served 0x4002_1000 0x4002_FFF Watched the served 0x4002_5000 0x4002_FFF APBI 0x4002_0000 0x4002_FFF APBI 0x4002_0000 0x4002_FFF APBI 0x4002_0000 0x4002_FFF APBI 0x4002_0000 0x4002_FFF APBI 0x4003_0000 0x4003_FFF APBI 0x4003_0000 0x4003_FFF APBI 0x4003_0000 0x4003_FFF APBI 0x4003_0000 0x4003_FFF APBI <	Start address	End address	Bus	Peripherals
0x4000_1000 0x4000_0FFFF Reserved 0x4001_0000 0x4001_0FFF Clock/Reset Control 0x4001_2000 0x4001_2FFF Software Watchdog timer 0x4001_5000 0x4001_5FFF Reserved 0x4001_5000 0x4001_5FFF Reserved 0x4002_0000 0x4002_0FFF Reserved 0x4002_0000 0x4002_0FFF Multi-function timer unit0 0x4002_0000 0x4002_0FFF Multi-function timer unit0 0x4002_0000 0x4002_0FFF Reserved 0x4002_0000 0x4002_0FFF Multi-function timer unit0 0x4002_0000 0x4002_0FFF Reserved 0x4003_0000 0x4003_0FFF Reserved 0x4003_0000 0x4003_0FFF Reserved 0x4003_0000 0x4003_0FFF Reserved 0x4003_0000 0x4003_0FFF Reserved <t< td=""><td>0x4000_0000</td><td>0x4000_0FFF</td><td>AHB</td><td>Flash Memory I/F register</td></t<>	0x4000_0000	0x4000_0FFF	AHB	Flash Memory I/F register
Dx4001_1000	0x4000_1000	0x4000_FFFF		Reserved
0x4001_2000 0x4001_2FFF APBO Software Watchdog timer 0x4001_3000 0x4001_4FFF APBO 0x4001_6000 0x4001_5FFF Reserved 0x4002_0000 0x4002_0FFF Reserved 0x4002_1000 0x4002_0FFF Reserved 0x4002_1000 0x4002_4FFF Reserved 0x4002_5000 0x4002_5FFF APBI 0x4002_1000 0x4002_5FFF APBI 0x4002_1000 0x4002_5FFF APBI 0x4002_1000 0x4002_10FFF APBI 0x4002_1000 0x4002_10FFF APBI 0x4002_1000 0x4002_10FFF APBI 0x4002_1000 0x4002_10FFF APBI 0x4003_1000 0x4003_10FF Reserved 0x4003_1000 0x4003_10FF External Interrupt 0x4003_1000 0x4003_10FF Reserved 0x4003_1000 0x4003_10FF Reserved 0x4003_1000 0x4003_10FF APBI 0x4003_1000 0x4003_10FF APBI 0x4003_1000 0x4003_10FF <	0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_3000 0x4001_4FFF APBO 0x4001_5000 0x4001_5FFF Dual-Timer 0x4002_0000 0x4002_0FFF Reserved 0x4002_1000 0x4002_3FFF Reserved 0x4002_4000 0x4002_4FFF Reserved 0x4002_5000 0x4002_4FFF Reserved 0x4002_5000 0x4002_4FFF Reserved 0x4002_5000 0x4002_5FFF APBI 0x4002_8000 0x4002_5FFF APBI 0x4002_8000 0x4002_FFF APBI 0x4002_9000 0x4002_FFF APBI 0x4002_9000 0x4002_FFFF APBI 0x4002_9000 0x4002_FFFF Reserved 0x4003_0000 0x4002_FFFF Reserved 0x4003_0000 0x4003_1000 0x4003_100FFF Reserved 0x4003_2000 0x4003_5FFF Reserved Reserved 0x4003_3000 0x4003_5FFF Reserved Low-Voltage Detector 0x4003_8000 0x4003_8FFF Multi-function serial Interface 0x4003_8000 0x4003_8FFF Reserved	0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_3000 0x4001_4FFF Reserved 0x4001_6000 0x4001_5FFF Dual-Timer 0x4002_0000 0x4002_0FFF Reserved 0x4002_1000 0x4002_3FFF Multi-function timer unit0 0x4002_4000 0x4002_4FFF Multi-function timer unit0 0x4002_5000 0x4002_5FFF Multi-function timer unit0 0x4002_5000 0x4002_5FFF APB1 0x4002_6000 0x4002_5FFF APB1 0x4002_0000 0x4002_5FFF APB1 0x4002_0000 0x4002_5FFF APB2 0x4002_0000 0x4002_5FFF APB2 0x4003_0000 0x4003_0FFF Built-in CR trimming 0x4003_0000 0x4003_5FF External Interrupt 0x4003_0000 0x4003_5FFF External Interrupt 0x4003_4000 0x4003_5FFF APB2 0x4003_5000 0x4003_5FFF APB2 0x4003_9000 0x4003_5FFF APB2 0x4003_9000 0x4003_5FFF APB2 0x4003_0000 0x4003_5FFF APB2 0x4003_0000	0x4001_2000	0x4001_2FFF	APR0	Software Watchdog timer
0x4001_6000 0x4001_FFFF Reserved 0x4002_0000 0x4002_0FFF Multi-function timer unit0 0x4002_1000 0x4002_3FFF Multi-function timer unit0 0x4002_1000 0x4002_4FFF Reserved 0x4002_5000 0x4002_5FFF APB1 0x4002_1000 0x4002_1FFF APB1 0x4003_1000 0x4003_1FFF APB1 0x4003_1000 0x4003_1FFF APB2 0x4003_1000 0x4003_1FF APB2	0x4001_3000	0x4001_4FFF	Albo	Reserved
0x4002_0000 0x4002_0FFF Multi-function timer unit0 0x4002_1000 0x4002_3FFF Reserved 0x4002_5000 0x4002_5FFF Reserved 0x4002_6000 0x4002_5FFF APB1 0x4002_8000 0x4002_FFF APB1 0x4002_8000 0x4002_FFF APB1 0x4002_9000 0x4002_BFF APB1 0x4002_E000 0x4002_FFFF APB1 0x4002_E000 0x4002_FFFF APB1 0x4002_E000 0x4002_FFFF APB1 0x4002_E000 0x4002_FFFF Built-in CR trimming 0x4003_0000 0x4003_OFFF Reserved 0x4003_1000 0x4003_SFFF External Interrupt 0x4003_3000 0x4003_SFFF Reserved 0x4003_4000 0x4003_SFFF APB2 0x4003_5000 0x4003_SFFF APB2 0x4003_8000 0x4003_FFF APB2 0x4003_9000 0x4003_FFF APB2 0x4003_0000 0x4003_FFF APB2 0x4003_0000 0x4003_FFF APB2	0x4001_5000	0x4001_5FFF		Dual-Timer Dual-Timer
0x4002_1000 0x4002_3FFF PPG 0x4002_4000 0x4002_4FFF PPG 0x4002_5000 0x4002_5FFF PPG 0x4002_5000 0x4002_5FFF APBI 0x4002_8000 0x4002_FFF APBI 0x4002_9000 0x4002_BFFF APBI 0x4002_9000 0x4002_BFFF APBI 0x4002_9000 0x4002_BFFF APBI 0x4002_F000 0x4002_BFFF Built-in CR trimming 0x4003_0000 0x4003_OFFF Built-in CR trimming 0x4003_1000 0x4003_IFFF Reserved 0x4003_1000 0x4003_IFFF Interrupt Source Check Resister 0x4003_3000 0x4003_AFFF GPIO 0x4003_4000 0x4003_AFFF Low-Voltage Detector 0x4003_8000 0x4003_FFF APB2 0x4003_8000 0x4003_AFFF Multi-function serial Interface 0x4003_A000 0x4003_AFFF Reserved 0x4003_A000 0x4003_AFFF Reserved 0x4004_0000 0x4004_FFF Reserved 0x4005_0000 0	0x4001_6000	0x4001_FFFF		Reserved
0x4002_4000 0x4002_4FFF PPG 0x4002_5000 0x4002_5FFF APBI 0x4002_7000 0x4002_FFF APBI 0x4002_8000 0x4002_BFFF A/D Converter 0x4002_9000 0x4002_BFFF D/A Converter 0x4002_F000 0x4002_EFFF Reserved 0x4002_F000 0x4002_EFFF Reserved 0x4003_0000 0x4003_0FFF Built-in CR trimming 0x4003_1000 0x4003_OFFF External Interrupt 0x4003_2000 0x4003_SFFF Interrupt Source Check Resister 0x4003_3000 0x4003_SFFF Reserved 0x4003_4000 0x4003_SFFF GPIO 0x4003_5000 0x4003_SFFF Low-Voltage Detector 0x4003_8000 0x4003_SFFF Multi-function serial Interface 0x4003_9000 0x4003_AFFF Reserved 0x4003_8000 0x4003_AFFF Reserved 0x4003_B000 0x4003_AFFF Reserved 0x4003_0000 0x4003_FFF Reserved 0x4004_0000 0x4004_FFF Reserved	0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_5000 0x4002_5FFF APB1 0x4002_6000 0x4002_6FFF Reserved 0x4002_7000 0x4002_7FFF APB1 0x4002_8000 0x4002_8FFF A/D Converter 0x4002_9000 0x4002_DFFF D/A Converter 0x4002_E000 0x4002_FFFF Reserved 0x4002_F000 0x4002_FFFF Built-in CR trimming 0x4003_0000 0x4003_0FFF External Interrupt 0x4003_1000 0x4003_2FFF External Interrupt 0x4003_2000 0x4003_3FFF Reserved 0x4003_3000 0x4003_3FFF GPIO 0x4003_5000 0x4003_5FFF Low-Voltage Detector 0x4003_5000 0x4003_5FFF Low-Voltage Detector 0x4003_7000 0x4003_7FFF CAN prescaler 0x4003_9000 0x4003_8FFF Multi-function serial Interface 0x4003_8000 0x4003_FFF Reserved 0x4003_9000 0x4003_FFF Reserved 0x4003_0000 0x4004_000 0x4004_FFF 0x4004_0000 0x4005_FFF Reserved <tr< td=""><td>0x4002_1000</td><td>0x4002_3FFF</td><td></td><td>Reserved</td></tr<>	0x4002_1000	0x4002_3FFF		Reserved
0x4002_6000 0x4002_6FFF 0x4002_7000 0x4002_7FFF 0x4002_8000 0x4002_8FFF 0x4002_9000 0x4002_DFFF 0x4002_E000 0x4002_EFFF 0x4002_F000 0x4002_FFF 0x4003_0000 0x4003_0FFF 0x4003_1000 0x4003_1FFF 0x4003_2000 0x4003_1FFF 0x4003_2000 0x4003_3FFF 0x4003_3000 0x4003_3FFF 0x4003_3000 0x4003_3FFF 0x4003_5000 0x4003_5FFF 0x4003_5000 0x4003_5FFF 0x4003_5000 0x4003_5FFF 0x4003_6000 0x4003_5FFF 0x4003_7000 0x4003_5FFF 0x4003_8000 0x4003_5FFF 0x4003_0000 0x4004_5FFF 0x4004_0000 0x4005_5FFF 0x4006_0000	0x4002_4000	0x4002_4FFF		PPG
0x4002_7000 0x4002_7FFF APB1 0x4002_8000 0x4002_8FFF D/A Converter 0x4002_9000 0x4002_DFFF D/A Converter 0x4002_E000 0x4002_EFFF Reserved 0x4003_0000 0x4003_0FFF Built-in CR trimming 0x4003_1000 0x4003_1FFF Reserved 0x4003_1000 0x4003_1FFF Interrupt Source Check Resister 0x4003_2000 0x4003_3FFF Reserved 0x4003_3000 0x4003_3FFF GPIO 0x4003_4000 0x4003_5FFF Low-Voltage Detector 0x4003_5000 0x4003_FFF APB2 0x4003_8000 0x4003_FFF Multi-function serial Interface 0x4003_9000 0x4003_FFF Multi-function serial Interface 0x4003_B000 0x4003_FFF Reserved 0x4003_C000 0x4003_FFF Reserved 0x4004_0000 0x4004_FFF Reserved 0x4005_0000 0x4006_0000 0x4006_FFF 0x4006_0000 0x4006_1000 0x4006_2FFF 0x4006_3000 0x4006_3FFF	0x4002_5000	0x4002_5FFF		Base Timer
0x4002_7000 0x4002_8FFF 0x4002_8000 0x4002_8FFF 0x4002_9000 0x4002_DFFF 0x4002_E000 0x4002_EFFF 0x4002_F000 0x4002_FFFF 0x4003_0000 0x4003_OFFF 0x4003_1000 0x4003_1FFF 0x4003_1000 0x4003_1FFF 0x4003_2000 0x4003_3FFF 0x4003_3000 0x4003_3FFF 0x4003_3000 0x4003_3FFF 0x4003_5000 0x4003_5FFF 0x4003_5000 0x4003_5FFF 0x4003_6000 0x4003_5FFF 0x4003_7000 0x4003_8FFF 0x4003_8000 0x4003_8FFF 0x4003_9000 0x4003_8FFF 0x4003_A000 0x4003_BFFF 0x4003_B000 0x4003_BFFF 0x4003_C000 0x4003_FFFF 0x4004_0000 0x4004_FFFF 0x4005_0000 0x4006_0000 0x4006_1000 0x4006_2FFF 0x4006_3000 0x4006_3FFF	0x4002_6000	0x4002_6FFF	ΔDD1	Reserved
0x4002_9000 0x4002_DFFF 0x4002_E000 0x4002_EFFF 0x4002_F000 0x4002_FFFF 0x4003_0000 0x4003_0FFF 0x4003_1000 0x4003_1FFF 0x4003_2000 0x4003_2FFF 0x4003_3000 0x4003_2FFF 0x4003_3000 0x4003_3FFF 0x4003_5000 0x4003_5FFF 0x4003_5800 0x4003_5FFF 0x4003_6000 0x4003_5FFF 0x4003_7000 0x4003_FFF 0x4003_8000 0x4003_8FFF 0x4003_9000 0x4003_9FF 0x4003_B000 0x4003_AFFF 0x4003_C000 0x4003_FFF 0x4003_C000 0x4003_FFF 0x4004_0000 0x4004_FFF 0x4005_0000 0x4005_FFF 0x4006_0000 0x4006_FFF 0x4006_0000 0x4006_FFF 0x4006_3000 0x4006_3FFF AHB Reserved Built-in CR trimming External Interrupt Interrupt Source Check Resister Reserved CAN prescaler APB2 Reserved CAN prescaler Multi-function serial Interface Reserved CAN prescaler APB2 Reserved Reserved CAN prescaler APB2 Reserve	0x4002_7000	0x4002_7FFF	ALDI	A/D Converter
0x4002_E000 0x4002_EFFF Built-in CR trimming 0x4002_F000 0x4003_0FFF Reserved 0x4003_0000 0x4003_0FFF External Interrupt 0x4003_1000 0x4003_1FFF Interrupt Source Check Resister 0x4003_3000 0x4003_2FFF Reserved 0x4003_3000 0x4003_3FFF GPIO 0x4003_5000 0x4003_5FFF Low-Voltage Detector 0x4003_5800 0x4003_5FFF APB2 0x4003_6000 0x4003_7FFF APB2 0x4003_8000 0x4003_8FFF Multi-function serial Interface 0x4003_9000 0x4003_AFFF Reserved 0x4003_A000 0x4003_AFFF Reserved 0x4003_B000 0x4003_AFFF Reserved 0x4003_C000 0x4003_FFF Reserved 0x4004_0000 0x4004_FFFF Reserved 0x4005_0000 0x4006_0FFF Reserved 0x4006_0000 0x4006_0FFF AHB 0x4006_3000 0x4006_3FFF AHB	0x4002_8000	0x4002_8FFF		D/A Converter
0x4002_F000 0x4002_FFFF Reserved 0x4003_0000 0x4003_0FFF External Interrupt 0x4003_1000 0x4003_1FFF Interrupt Source Check Resister 0x4003_2000 0x4003_2FFF Reserved 0x4003_3000 0x4003_3FFF GPIO 0x4003_5000 0x4003_5FFF Low-Voltage Detector 0x4003_5800 0x4003_5FFF Low-Voltage Detector 0x4003_7000 0x4003_7FFF APB2 0x4003_8000 0x4003_8FFF Multi-function serial Interface 0x4003_9000 0x4003_9FFF Reserved 0x4003_B000 0x4003_BFFF Reserved 0x4003_B000 0x4003_FFFF Reserved 0x4003_C000 0x4003_FFFF Reserved 0x4004_0000 0x4004_FFFF Reserved 0x4005_0000 0x4006_0FFF Reserved 0x4006_0000 0x4006_0FFF Reserved 0x4006_3000 0x4006_3FFF AHB	0x4002_9000	0x4002_DFFF		Reserved
0x4003_0000 0x4003_0FFF External Interrupt 0x4003_1000 0x4003_1FFF Interrupt Source Check Resister 0x4003_2000 0x4003_2FFF Reserved 0x4003_3000 0x4003_3FFF GPIO 0x4003_5000 0x4003_5FFF Low-Voltage Detector 0x4003_5800 0x4003_5FFF Low-Voltage Detector 0x4003_7000 0x4003_7FFF Reserved 0x4003_7000 0x4003_7FFF Multi-function serial Interface 0x4003_8000 0x4003_9FFF Multi-function serial Interface 0x4003_9000 0x4003_AFFF Reserved 0x4003_8000 0x4003_AFFF Reserved 0x4003_8000 0x4003_FFF Reserved 0x4003_8000 0x4003_FFF Reserved 0x4003_000 0x4003_FFF Reserved 0x4004_0000 0x4004_FFF Reserved 0x4005_0000 0x4006_FFF Reserved 0x4006_0000 0x4006_2FFF AHB 0x4006_3000 0x4006_3FFF AHB	0x4002_E000	0x4002_EFFF		Built-in CR trimming
0x4003_1000 0x4003_1FFF 0x4003_2000 0x4003_2FFF 0x4003_3000 0x4003_3FFF 0x4003_4000 0x4003_4FFF 0x4003_5000 0x4003_5FFF 0x4003_5800 0x4003_5FFF 0x4003_6000 0x4003_5FFF 0x4003_7000 0x4003_7FFF 0x4003_8000 0x4003_8FFF 0x4003_9000 0x4003_9FF 0x4003_8000 0x4003_8FF 0x4003_8000 0x4003_8FFF 0x4003_8000 0x4003_8FF 0x4003_8000	0x4002_F000	0x4002_FFFF		Reserved
0x4003_2000 0x4003_2FFF 0x4003_3000 0x4003_3FFF 0x4003_4000 0x4003_4FFF 0x4003_5000 0x4003_5FFF 0x4003_5800 0x4003_5FFF 0x4003_6000 0x4003_6FFF 0x4003_7000 0x4003_7FFF 0x4003_8000 0x4003_8FFF 0x4003_9000 0x4003_9FFF 0x4003_A000 0x4003_AFFF 0x4003_B000 0x4003_AFFF 0x4003_B000 0x4003_BFFF 0x4003_C000 0x4003_FFF 0x4004_0000 0x4004_FFFF 0x4005_0000 0x4006_FFF 0x4006_1000 0x4006_2FFF 0x4006_3000 0x4006_3FFF AHB Reserved GPIO Reserved CAN prescaler Multi-function serial Interface Reserved CAN ch.1	0x4003_0000	0x4003_0FFF		External Interrupt
0x4003_3000 0x4003_3FFF 0x4003_4000 0x4003_4FFF 0x4003_5000 0x4003_5FFF 0x4003_5800 0x4003_5FFF 0x4003_6000 0x4003_6FFF 0x4003_7000 0x4003_7FFF 0x4003_8000 0x4003_8FFF 0x4003_9000 0x4003_9FFF 0x4003_000 0x4003_AFFF 0x4003_B000 0x4003_BFFF 0x4003_C000 0x4003_FFF 0x4004_0000 0x4004_FFFF 0x4005_0000 0x4005_FFFF 0x4006_0000 0x4006_5FFF 0x4006_3000 0x4006_3FFF GPIO Reserved Low-Voltage Detector Reserved CAN prescaler Multi-function serial Interface Reserved CAN ch.1	0x4003_1000	0x4003_1FFF		Interrupt Source Check Resister
0x4003_4000 0x4003_4FFF 0x4003_5000 0x4003_57FF 0x4003_5800 0x4003_5FFF 0x4003_6000 0x4003_6FFF 0x4003_7000 0x4003_7FFF 0x4003_8000 0x4003_8FFF 0x4003_9000 0x4003_9FFF 0x4003_A000 0x4003_AFFF 0x4003_B000 0x4003_BFFF 0x4003_C000 0x4003_FFFF 0x4003_C000 0x4004_FFFF 0x4004_0000 0x4004_FFFF 0x4005_0000 0x4006_FFF 0x4006_1000 0x4006_2FFF 0x4006_3000 0x4006_3FFF Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved Reserved Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved CAN prescaler CAN prescaler Multi-function serial Interface Reserved Reserved CAN prescaler ABB2	0x4003_2000	0x4003_2FFF		Reserved
0x4003_5000 0x4003_57FF Low-Voltage Detector 0x4003_5800 0x4003_5FFF Reserved 0x4003_6000 0x4003_6FFF Reserved 0x4003_7000 0x4003_7FFF CAN prescaler 0x4003_8000 0x4003_8FFF Multi-function serial Interface 0x4003_9000 0x4003_9FFF Reserved 0x4003_B000 0x4003_BFFF Reserved 0x4003_C000 0x4003_FFFF Real-time clock 0x4004_0000 0x4004_FFFF Reserved 0x4005_0000 0x4006_0FFF Reserved 0x4006_1000 0x4006_2FFF Reserved 0x4006_3000 0x4006_3FFF AHB	0x4003_3000	0x4003_3FFF		GPIO
0x4003_5800 0x4003_5FFF 0x4003_6000 0x4003_6FFF 0x4003_7000 0x4003_7FFF 0x4003_8000 0x4003_8FFF 0x4003_9000 0x4003_9FFF 0x4003_A000 0x4003_AFFF 0x4003_B000 0x4003_BFFF 0x4003_C000 0x4003_FFFF 0x4004_0000 0x4004_FFFF 0x4005_0000 0x4006_0FFF 0x4006_3000 0x4006_3FFF APB2 Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved Reserved Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved Reserved Reserved CAN prescaler Multi-function serial Interface Reserved Reserved Reserved Reserved CAN prescaler Reserved Reserved	0x4003_4000	0x4003_4FFF		Reserved
0x4003_6000 0x4003_6FFF 0x4003_7000 0x4003_7FFF 0x4003_8000 0x4003_8FFF 0x4003_9000 0x4003_9FFF 0x4003_A000 0x4003_AFFF 0x4003_B000 0x4003_BFF 0x4003_C000 0x4003_FFF 0x4004_0000 0x4004_FFF 0x4005_0000 0x4006_FFF 0x4006_1000 0x4006_3000 0x4006_3000 0x4006_3FFF Reserved Reserved Reserved Reserved Reserved Reserved Reserved CAN ch.1	0x4003_5000	0x4003_57FF		Low-Voltage Detector
0x4003_6000 0x4003_6FFF 0x4003_7000 0x4003_7FFF 0x4003_8000 0x4003_8FFF 0x4003_9000 0x4003_9FFF 0x4003_A000 0x4003_AFFF 0x4003_B000 0x4003_BFFF 0x4003_C000 0x4003_FFFF 0x4004_0000 0x4004_FFFF 0x4005_0000 0x4006_0FFF 0x4006_1000 0x4006_2FFF 0x4006_3000 0x4006_3FFF Reserved Reserved Reserved Reserved Reserved Reserved CAN ch.1	0x4003_5800	0x4003_5FFF	ADDO	Reserved
0x4003_8000 0x4003_8FFF Multi-function serial Interface 0x4003_9000 0x4003_9FFF Reserved 0x4003_A000 0x4003_AFFF Reserved 0x4003_B000 0x4003_BFFF Real-time clock 0x4003_C000 0x4003_FFFF Reserved 0x4004_0000 0x4004_FFFF Reserved 0x4005_0000 0x4005_FFFF Reserved 0x4006_1000 0x4006_2FFF Reserved 0x4006_3000 0x4006_3FFF CAN ch.1	0x4003_6000	0x4003_6FFF	Ar D2	Reserved
0x4003_9000 0x4003_9FFF Reserved 0x4003_A000 0x4003_AFFF Reserved 0x4003_B000 0x4003_BFFF Real-time clock 0x4003_C000 0x4003_FFFF Reserved 0x4004_0000 0x4004_FFFF Reserved 0x4005_0000 0x4005_FFFF Reserved 0x4006_1000 0x4006_2FFF Reserved 0x4006_3000 0x4006_3FFF CAN ch.1	0x4003_7000	0x4003_7FFF		CAN prescaler
0x4003_A000 0x4003_AFFF Reserved 0x4003_B000 0x4003_BFFF Real-time clock 0x4003_C000 0x4003_FFFF Reserved 0x4004_0000 0x4004_FFFF Reserved 0x4005_0000 0x4005_FFFF Reserved 0x4006_0000 0x4006_0FFF Reserved 0x4006_1000 0x4006_2FFF Reserved 0x4006_3000 0x4006_3FFF CAN ch.1	0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_B000 0x4003_BFFF Real-time clock 0x4003_C000 0x4003_FFFF Reserved 0x4004_0000 0x4004_FFFF Reserved 0x4005_0000 0x4005_FFFF Reserved 0x4006_0000 0x4006_0FFF Reserved 0x4006_1000 0x4006_2FFF Reserved 0x4006_3000 0x4006_3FFF CAN ch.1	0x4003_9000	0x4003_9FFF		Reserved
0x4003_C000 0x4003_FFFF Reserved 0x4004_0000 0x4004_FFFF Reserved 0x4005_0000 0x4005_FFFF Reserved 0x4006_0000 0x4006_0FFF Reserved 0x4006_1000 0x4006_2FFF Reserved 0x4006_3000 0x4006_3FFF CAN ch.1	0x4003_A000	0x4003_AFFF		Reserved
0x4004_0000 0x4004_FFFF 0x4005_0000 0x4005_FFFF 0x4006_0000 0x4006_0FFF 0x4006_1000 0x4006_2FFF 0x4006_3000 0x4006_3FFF Reserved Reserved Reserved CAN ch.1	0x4003_B000	0x4003_BFFF		Real-time clock
0x4005_0000 0x4005_FFFF 0x4006_0000 0x4006_0FFF 0x4006_1000 0x4006_2FFF 0x4006_3000 0x4006_3FFF Reserved Reserved CAN ch.1	0x4003_C000	0x4003_FFFF		Reserved
0x4006_0000 0x4006_0FFF AHB Reserved 0x4006_1000 0x4006_2FFF Reserved 0x4006_3000 0x4006_3FFF CAN ch.1	0x4004_0000	0x4004_FFFF		Reserved
0x4006_1000 0x4006_2FFF 0x4006_3000 0x4006_3FFF CAN ch.1	0x4005_0000	0x4005_FFFF		Reserved
0x4006_1000 0x4006_2FFF Reserved 0x4006_3000 0x4006_3FFF CAN ch.1	0x4006_0000	0x4006_0FFF	AUD	Reserved
	0x4006_1000	0x4006_2FFF	АНВ	Reserved
0x4006 4000 0x41FF FFFF Reserved	0x4006_3000	0x4006_3FFF	1	CAN ch.1
ONTOOU_TOOU ONTIFI_IIII NOSCIVER	0x4006_4000	0x41FF_FFFF	1	Reserved

■ PIN STATUS IN EACH CPU STATE

The terms used for pin status have the following meanings.

• INITX=0

This is the period when the INITX pin is the "L" level.

• INITY-1

This is the period when the INITX pin is the "H" level.

• SPL=0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "0".

· SPL=1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "1".

· Input enabled

Indicates that the input function can be used.

• Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

• Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

· Setting disabled

Indicates that the setting is disabled.

· Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

Analog input is enabled

Indicates that the analog input is enabled.

• List of Pin Status

	LIST OF PIN ST	atas	1		1		
Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, node, or node state
Pin		Power supply unstable	Power su	oply stable	Power supply stable	Power su	pply stable
		-	INITX = 0	INITX = 1	INITX = 1		X = 1
		-	-	-	-	SPL = 0	SPL = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
A	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* ¹ , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* ¹ , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* ¹ , Hi-Z / Internal input fixed at "0"
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Е	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled

		I	1		I		
Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, node, or node state
Pin		Power supply unstable	Power su	oply stable	Power supply stable	Power su	pply stable
		-	INITX = 0 INITX = 1		INITX = 1		X = 1
		-	-	-	-	SPL = 0	SPL = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
F	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
G	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state / When oscillation stops* ² , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* ² , Hi-Z / Internal input fixed at "0"
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
Н	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain previous	Maintain previous	Maintain previous state
I	GPIO selected	Setting disabled	Setting disabled	Setting disabled	state	state	Hi-Z / Internal input fixed at "0"

MB9A420L Series

		1	1		T		
Pin status type	Function group	Power-on reset or low-voltage detection state	INITX Device internal input state reset state		Run mode or SLEEP mode state	Timer mode, RTC mode, or STOP mode state	
Pin		Power supply unstable	Power su	oply stable	Power supply stable	Power su	pply stable
		_	INITX = 0	INITX = 1	INITX = 1		X = 1
		-	-	-	-	SPL = 0	SPL = 1
J	Resource selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	GPIO selected		<u>F</u>				
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
K	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Hi-Z / Input enabled Input enabled		Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
L	Resource other than above selected GPIO selected	- Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
М	External interrupt enabled selected						Maintain previous state
	Resource other than above selected GPIO	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	selected						

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX Device internal		Run mode or SLEEP mode state	Timer mode, RTC mode, or STOP mode state	
Ë		Power supply unstable	Power supply stable		Power supply stable	Power sup	oply stable
		-	INITX = 0 INITX = 1		INITX = 1	INIT	X = 1
		-	-	-	-	SPL = 0	SPL = 1
	Analog output selected	Setting disabled	Setting disabled	Setting disabled		*3	*4
N	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous		Maintain previous state
IN .	Resource other than above selected GPIO selected	Hi-Z	Hi-Z/	Hi-Z/	state	Maintain previous state	Hi-Z /
		H1-Z	Input enabled	Input enabled			Internal input fixed at "0"

^{*1 :} Oscillation is stopped at Sub timer mode, sub CR timer mode, RTC mode, STOP mode.

^{*2 :} Oscillation is stopped at STOP mode.

^{*3 :} Maintain previous state at timer mode. GPIO selected Internal input fixed at "0" at RTC mode, STOP mode.

^{*4 :} Maintain previous state at timer mode. Hi-Z/Internal input fixed at "0" at RTC mode, STOP mode.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

1. Absolute Waximum Natings	Cymahal	R	ating	l loit	Damarka
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1, *2	V_{CC}	V _{SS} - 0.5	$V_{SS} + 6.5$	V	
Analog power supply voltage*1, *3	AV_{CC}	V _{SS} - 0.5	$V_{SS} + 6.5$	V	
Analog reference voltage*1, *3	AVRH	$V_{SS} - 0.5$	$V_{SS} + 6.5$	V	
Input voltage*1	$V_{\rm I}$	V _{SS} - 0.5	$V_{\rm CC} + 0.5$ $(\leq 6.5 \text{V})$	V	
		$V_{SS} - 0.5$	$V_{SS} + 6.5$	V	5V tolerant
Analog pin input voltage*1	V_{IA}	V _{SS} - 0.5	$AV_{CC} + 0.5$ $(\leq 6.5V)$	V	
Output voltage*1	Vo	V _{SS} - 0.5	$V_{CC} + 0.5$ ($\leq 6.5V$)	V	
"L" level maximum output current*4	Ţ		10	mA	4mA type
L level maximum output current	I_{OL}	•	20	mA	12mA type
"L" level average output current*5	т		4	mA	4mA type
L level average output current.	I_{OLAV}	_	12	mA	12mA type
"L" level total maximum output current	$\sum I_{OL}$	-	100	mA	
"L" level total average output current*6	$\sum I_{OLAV}$	-	50	mA	
"H" level maximum output current*4	I_{OH}		- 10	mA	4mA type
11 level maximum output current	IOH	1	- 20	mA	12mA type
"H" level average output current*5	T		- 4	mA	4mA type
H level average output current	I_{OHAV}	-	- 12	mA	12mA type
"H" level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
"H" level total average output current*6	$\sum I_{OHAV}$	-	- 50	mA	
Power consumption	P_{D}	-	350	mW	
Storage temperature	T_{STG}	- 55	+ 150	°C	

^{*1 :} These parameters are based on the condition that $V_{SS} = AV_{SS} = 0.0V$.

<WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.

Do not exceed any of these ratings.

^{*2 :} V_{CC} must not drop below V_{SS} - 0.5V.

^{*3 :} Ensure that the voltage does not exceed V_{CC} + 0.5 V, for example, when the power is turned on.

^{*4:} The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

^{*5:} The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

^{*6:} The total average output current is defined as the average current value flowing through all of corresponding pins for a 100ms.

2. Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = AVRL = 0.0V)$

Dor	ameter	Symbol	Conditions	Va	lue	Unit	Remarks
Fai	ameter	Symbol Conditions		Min	Max	5	Remarks
Power supply	voltage	V_{CC}	=	2.7	5.5	V	
Analog powe	r supply voltage	AV_{CC}	-	2.7	5.5	V	$AV_{CC} = V_{CC}$
Analog refere	nna valtaga	AVRH	-	AV_{SS}	AV_{CC}	V	
Allalog Telefe	ence vonage	AVRL	=	AV_{SS}	AV_{SS}	V	
Smoothing ca	apacitor	C_{S}	-	1	10	μF	For Regulator*
	FPT-64P-M39,		When mounted				
	FPT-52P-M02,		on four-layer	- 40	+ 105	°C	
Operating	FPT-64P-M38,	Ta	PCB				
temperature	FPT-48P-M49,	1a	When mounted				
	LCC-64P-M25,		on double-sided	- 40	+ 85	°C	
	LCC-48P-M74		single-layer PCB				

^{*:} See " • C Pin" in "■HANDLING DEVICES" for the connection of the smoothing capacitor.

<WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

3. DC Characteristics

(1) Current Rating

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

			$V_{\rm CC} = AV_{\rm CC} = 2.7 V \text{ to}$			4V KL =	$= 0V, Ta = -40^{\circ}C \text{ to} + 105^{\circ}C)$
Parameter	Symbol	Pin name	Conditions	Val Typ	lue Max	Unit	Remarks
				15.5	TBD	mA	CPU: 40MHz, Peripheral: 40MHz Instruction on Flash
			Normal operation (PLL)	9	TBD	mA	CPU:40MHz, Peripheral: the clock stops NOP operation Instruction on Flash *1
	I_{CC}			14	TBD	mA	CPU: 40MHz, Peripheral: 40MHz Instruction on RAM *1
			Normal operation (built-in high-speed CR)	1.7	TBD	mA	CPU/ Peripheral : 4MHz* ² Instruction on Flash *1
			Normal operation (sub oscillation)	63	TBD	μΑ	CPU/ Peripheral : 32kHz Instruction on Flash *1
		VCC	Normal operation (built-in low-speed CR)	88	TBD	μΑ	CPU/ Peripheral : 100kHz Instruction on Flash *1
	I_{CCS}		SLEEP operation (PLL)	9	TBD	mA	Peripheral : 40MHz *1
Power supply current			SLEEP operation (built-in high-speed CR)	1	TBD	mA	Peripheral : 4MHz* ²
			SLEEP operation (sub oscillation)	58	TBD	μΑ	Peripheral : 32kHz *1
			SLEEP operation (built-in low-speed CR)	71	TBD	μΑ	Peripheral : 100kHz *1
	$ m I_{CCH}$		STOP mode	9	TBD	μΑ	Ta = + 25°C, When LVD is off *1
	1CCH		STOT Mode	-	TBD	μА	Ta = +85°C, When LVD is off *1
	$ m I_{CCT}$		TIMER mode	13	TBD	μΑ	Ta = + 25°C, When LVD is off *1
	*CCT		(sub oscillation)	-	TBD	μΑ	Ta = + 85°C, When LVD is off *1
	I _{CCR}		RTC mode	10	TBD	μΑ	Ta = + 25°C, When LVD is off *1
			(sub oscillation)	-	TBD	μА	Ta = + 85°C, When LVD is off *1

- *1: When all ports are fixed.
- *2: When setting it to 4MHz by trimming.

· LVD current

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions		lue	Unit	Remarks	
raramotor	Cymbol	name	Conditions	Тур	Max	01110	rtomanto	
Low-Voltage detection	Ţ	VCC	A4 ana anatin n	0.13	TBD	μΑ	For occurrence of reset	
circuit (LVD) power supply current	I _{CCLVD}	VCC	At operation	0.13	TBD	μΑ	For occurrence of interrupt	

· Flash memory current

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Farameter	Symbol	name	Conditions	Тур	Max	Offic		
Flash memory write/erase current	I _{CCFLASH}	VCC	At Write/Erase	9.5	11.2	mA		

· A/D convertor current

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Pin Conditions		Value		Remarks	
Farameter	Syllibol	name	Conditions	Тур	Max	Unit	IXCIIIaiks	
Power supply current	I_{CCAD}	VCC	At operation	0.7	TBD	mA		
Reference power supply	T	AVRH	At operation	1.1	TBD	mA	AVRH=5.5V	
current (AVRH)	I CCAVRH	AVKH	At stop	0.1	TBD	μΑ		

• D/A convertor current

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$

Parameter	Symbol	Pin Conditions		15 1, 133	Value		Unit	Remarks
Farameter	Syllibol	name	Conditions	Min	Тур	Max	Offic	Remarks
	IDDA* ²		At operation AV _{CC} =3.3V	TBD	315	TBD	μА	
Power supply current*1	IDSA	AVCC	At operation AV _{CC} =5.0V	TBD	475	TBD	μА	
			At stop	-	-	TBD	μΑ	

^{*1:} No-load

^{*2:} Generates the max current by the CODE about 0x200

MB9A420L Series

(2) Pin Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Doromatar	Cymahal		$Av_{CC} = 2.7 \times 10 \ 3.3$		Value			
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level input voltage	V _{IHS}	CMOS hysteresis input pin, MD0, MD1	-	$V_{CC} \times 0.8$	-	$V_{CC} + 0.3$	V	
(hysteresis input)		5V tolerant input pin	-	$V_{CC} \times 0.8$	-	V _{SS} + 5.5	V	
"L" level input voltage	V _{ILS}	CMOS hysteresis input pin, MD0, MD1	-	V _{SS} - 0.3	1	$V_{CC} \times 0.2$	V	
(hysteresis input)		5V tolerant input pin	-	V _{SS} - 0.3	1	$V_{\text{CC}} \times 0.2$	V	
"H" level	V	4mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -4\text{mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -2\text{mA}$	V _{CC} - 0.5	1	V_{CC}	V	
output voltage	V _{OH}	12mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -12\text{mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -8\text{mA}$	V _{CC} - 0.5	-	V_{CC}	V	
"L" level	V	4mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 4\text{mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OL} = 2\text{mA}$	$V_{\rm SS}$	-	0.4	V	
output voltage	V _{OL}	12mA type	$\begin{split} V_{CC} \geq & 4.5 \text{ V,} \\ I_{OL} = & 12\text{mA} \\ V_{CC} < & 4.5 \text{ V,} \\ I_{OL} = & 8\text{mA} \end{split}$	$ m V_{SS}$	-	0.4	V	
Input leak current	I_{IL}	-	-	- 5	-	+ 5	μΑ	
Pull-up		D 11 .	$V_{CC} \ge 4.5 \text{ V}$	33	50	90		
resistance value	R_{PU}	Pull-up pin	V _{CC} < 4.5 V	-	-	180	kΩ	
Input capacitance	$C_{ m IN}$	Other than VCC, VSS, AVCC, AVSS, AVRH, AVRL	-	-	5	15	pF	

4. AC Characteristics


(1) Main Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$

Doromotor	C) made al	Pin	Conditions		lue		Demonto		
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks		
			$V_{CC} \ge 4.5V$	4	48	MHz	When crystal oscillator		
Input frequency	F_{CH}		$V_{\rm CC}$ < 4.5V	4	20	IVIIIZ	is connected		
input frequency	1 CH		-	4	48	MHz	When using external Clock		
Input clock cycle	t _{CYLH}	X0,		X0, X1	-	20.83	250	ns	When using external Clock
Input clock pulse width	-	Al	Pwh/tcylh, Pwl/tcylh	45	55	%	When using external Clock		
Input clock rising time and falling time	t _{CF,} t _{CR}		-	-	5	ns	When using external Clock		
	F_{CM}	-	-	-	40	MHz	Master clock		
Internal operating	F_{CC}	ı	-	-	40	MHz	Base clock (HCLK/FCLK)		
clock frequency*1	F_{CP0}	-	-	-	40	MHz	APB0 bus clock*2		
	F_{CP1}	-	-	-	40	MHz	APB1 bus clock* ²		
	F_{CP2}	1	-	-	40	MHz	APB2 bus clock* ²		
Internal acception	t_{CYCC}	-	-	25	-	ns	Base clock (HCLK/FCLK)		
Internal operating clock cycle time*1	t_{CYCP0}	-	-	25	-	ns	APB0 bus clock*2		
	t_{CYCP1}	-	-	25	-	ns	APB1 bus clock*2		
	t_{CYCP2}	-	-	25	-	ns	APB2 bus clock* ²		

^{*1:} For more information about each internal operating clock, see "Chapter:Clock" in "FM3 Family PERIPHERAL MANUAL".

^{*2:} For about each APB bus which each peripheral is connected to, see "■ BLOCK DIAGRAM" in this data sheet.



MB9A420L Series


(2) Sub Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

				(. cc		/ 55		
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
raiailletei	Syllibol	name	Conditions	Min	Тур	Max	Offic	Remarks
Input frequency	F_{CL}		-	1	32.768	-	kHz	When crystal oscillator is connected
The state of		X0A, X1A	-	32	-	100	kHz	When using external clock
Input clock cycle	t _{CYLL}	AIA	-	10	-	31.25	μs	When using external clock
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When using external clock

^{*:} See "• Sub crystal oscillator" in "

HANDLING DEVICES" for the crystal oscillator used.



(3) Built-in CR Oscillation Characteristics

• Built-in High-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks	
Farameter	Symbol	Conditions	Min	Тур	Max	o iii	Remarks	
		$Ta = +25^{\circ}C,$ 3.6V < $V_{CC} \le 5.5V$	1392 4 408					
		Ta =0°C to +85°C, 3.6V < $V_{CC} \le 5.5V$	3.9	4	4.1			
		Ta = - 40° C to + 105° C, 3.6 V < $V_{CC} \le 5.5$ V	3.88	4	4.12			
Clock frequency	F _{CRH}	$Ta = +25^{\circ}C,$ $2.7V \le V_{CC} \le 3.6V$	3.94	4	4.06	MHz	When trimming*1	
	- CKH	Ta = -20° C to $+85^{\circ}$ C, 2.7 V \leq V _{CC} \leq 3.6V	3.92	4	4.08	1,111		
		Ta = -20 °C to $+105$ °C, $2.7V \le V_{CC} \le 3.6V$	3.9	4	4.1			
		Ta = - 40° C to + 105° C, 2.7V \leq V _{CC} \leq 3.6V	3.88	4	4.12			
		$Ta = -40^{\circ}C \text{ to} + 105^{\circ}C$	2.8	4	5.2		When not trimming	
Frequency stabilization time	t_{CRWT}	-	-	-	30	μs	*2	

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.

· Built-in Low-speed CR

 $(V_{CC} = 2.7 \text{V to } 5.5 \text{V}, V_{SS} = 0 \text{V}, \text{Ta} = -40 ^{\circ}\text{C to} + 105 ^{\circ}\text{C})$

			(, ((,	10 3.3 1,	<u> </u>	$v_{1} = v_{2} = v_{3} = v_{4} = v_{5} = v_{5$
Parameter	Symbol	Conditions	Value			Unit	Domorko
	Symbol	Conditions	Min	Тур	Max	Ullit	Remarks
Clock frequency	F _{CRL}	-	50	100	150	kHz	

^{*2:} This is time from the trim value setting to stable of the frequency of the High-speed CR clock.

After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

(4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$

Parameter	Symbol	(- cc	Value		Unit	Remarks	
Farameter	Symbol	Min	Тур	Max	Offic		
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	100	-	-	μs		
PLL input clock frequency	F_{PLLI}	4	ı	16	MHz		
PLL multiplication rate	-	5	ı	37	multiplier		
PLL macro oscillation clock frequency	F_{PLLO}	75	-	150	MHz		
Main PLL clock frequency* ²	F _{CLKPLL}	-	-	40	MHz		

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

(4-2) Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of main PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	\ · cc	Value		Unit	Remarks	
raiailletei	Symbol	Min	Тур	Max	Offic	Remarks	
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	100	-	-	μs		
PLL input clock frequency	F_{PLLI}	3.8	4	4.2	MHz		
PLL multiplication rate	-	19	-	35	multiplier		
PLL macro oscillation clock frequency	F_{PLLO}	72	-	150	MHz		
Main PLL clock frequency* ²	F _{CLKPLL}	-	-	40	MHz		

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

Note: Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency has been trimmed.

^{*2:} For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

^{*2:} For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

(5) Reset Input Characteristics


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol Pin		Conditions	Va	lue	Unit	Remarks	
i arameter	Cymbol	name	Conditions	Min	Max)	rtomanto	
Reset input time	t _{INITX}	INITX	-	500	-	ns		

(6) Power-on Reset Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$

_		Pin	Val	ue		,
Parameter	Symbol	name	Min	Max	Unit	Remarks
Power supply rising time	Tr		0	-	ms	
Power supply shut down time	Toff	VCC	1	-	ms	
Time until releasing Power-on reset	Tprt		TBD	TBD	ms	



Glossary

• VCC_minimum V_{CC} of recommended operating conditions.

• LVDL_minimum : Minimum detection voltage of Low-Voltage detection reset.


See "7. Low-Voltage Detection Characteristics".

(7) Base Timer Input Timing

· Timer input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Doromotor	Symbol Pin name (Conditions	Val	ue	Unit	Remarks	
Parameter	Syllibol	riii iiaiiie	Conditions	Min	Max	5	Remarks	
Input pulse width	t _{TIWH} , t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2t _{CYCP}	-	ns		



· Trigger input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$

Doromotor	Symbol Pin name		Conditions	Value		Unit	Remarks	
Parameter	Symbol	Fill flame	Conditions	Min	Max	5	Remarks	
Input pulse width	t _{TRGH} , t _{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns		



Note: t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which the Base Timer is connected to, see "BLOCK DIAGRAM" in this data sheet.

(8) CSIO Timing


• Synchronous serial (SPI = 0, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	$V_{CC} < 4$	$V_{CC} < 4.5V$		V _{CC} ≥ 4.5V		
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit	
Serial clock cycle time	t_{SCYC}	SCKx		$4t_{CYCP}$	-	4t _{CYCP}	-	ns	
$SCK \downarrow \rightarrow SOT$ delay time	t_{SLOVI}	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns	
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx, SINx	clock operation	50	1	30	ī	ns	
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXI}	SCKx, SINx	1	0	1	0	ī	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	1	2t _{CYCP} - 10	1	ns	
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	1	t _{CYCP} + 10	ı	ns	
$SCK \downarrow \rightarrow SOT$ delay time	t_{SLOVE}	SCKx, SOTx	External shift	ı	50	-	30	ns	
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx, SINx	clock operation	10	ı	10	1	ns	
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns	
SCK falling time	tF	SCKx		-	5	-	5	ns	
SCK rising time	tR	SCKx		-	5	-	5	ns	

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 pF$.





• Synchronous serial (SPI = 0, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Parameter	Symbol	Pin	Conditions	V _{CC} < 4	4.5V	V _{CC} ≥	4.5V	Unit
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	OHIL
Serial clock cycle time	t _{SCYC}	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t_{SHOVI}	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx, SINx	clock operation	50	-	30	ı	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXI}	SCKx, SINx		0	-	0	1	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	ı	ns
Serial clock "H" pulse width	t_{SHSL}	SCKx		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx, SOTx	External shift clock	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t_{IVSLE}	SCKx, SINx	operation	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		=	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 pF$.

MB9A420L Series






• Synchronous serial (SPI = 1, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	V _{CC} < 4	1.5V	V _{CC} ≥	V _{CC} ≥ 4.5V		
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit	
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns	
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns	
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx, SINx	Internal shift clock	50	-	30	1	ns	
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXI}	SCKx, SINx	operation	0	-	0	-	ns	
$SOT \rightarrow SCK \downarrow delay time$	t _{SOVLI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	1	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCKx		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns	
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx, SOTx	External shift clock	-	50	-	30	ns	
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx, SINx	operation	10	-	10	-	ns	
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns	
SCK falling time	tF	SCKx		-	5	-	5	ns	
SCK rising time	tR	SCKx		-	5	-	5	ns	

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 pF$.






• Synchronous serial (SPI = 1, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	V _{CC} < 4	4.5V	V _{CC} ≥	4.5V	Unit
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t _{SCYC}	SCKx		$4t_{CYCP}$	-	4t _{CYCP}	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{ m SLOVI}$	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx, SINx	Internal shift clock	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t_{SHIXI}	SCKx, SINx	operation	0	-	0	1	ns
$SOT \rightarrow SCK \uparrow delay time$	t _{SOVHI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	ı	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	1	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t_{SLOVE}	SCKx, SOTx	External shift	-	50	ı	30	ns
$SIN \rightarrow SCK \uparrow setup time$	t_{IVSHE}	SCKx, SINx	clock operation	10	-	10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		=	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 pF$.






• External clock (EXT = 1) : asynchronous only

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

			,	100 217 1 10 212 1	, 55 ,		
	Parameter	Symbol	Conditions	Valu	Linit	Remarks	
	Farameter	Symbol	Conditions	Min	Max	Offic	INCITIATINS
Se	rial clock "L" pulse width	t_{SLSH}		$t_{CYCP} + 10$	-	ns	
Se	rial clock "H" pulse width	t_{SHSL}	$C_L = 30pF$	$t_{CYCP} + 10$	-	ns	
SC	CK falling time	tF	$C_L = 30 pr$	-	5	ns	
SC	CK rising time	tR		-	5	ns	



(9) External Input Timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Farameter	Symbol	riii iiaiiie	Conditions	Min	Max	o iii	Nemaiks	
		ADTG					A/D converter trigger input	
		FRCKx	-	2t _{CYCP} * ¹	-	ns	Free-run timer input clock	
Input pulse	t _{INH,}	ICxx					Input capture	
width	t_{INL}	DTTIxX	-	$2t_{CYCP}^{*1}$	-	ns	Waveform generator	
		IGTRG	-	$2t_{CYCP}^{*1}$	-	ns	PPG IGBT mode	
		INT00 to INT07, INT12 to INT22,		$2t_{CYCP} + 100*^1$	-	ns	External interrupt,	
		NMIX	-	500*2	-	ns	NMI	

^{*1 :} t_{CYCP} indicates the APB bus clock cycle time except stop when in stop mode, in timer mode.

About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see "■BLOCK DIAGRAM" in this data sheet.

^{*2:} When in stop mode, in timer mode.



(10) I²C Timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions	Typical	mode	High-sp mod		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	F_{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold time	t _{HDSTA}		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCLclock "L" width	t_{LOW}		4.7	-	1.3	-	μs	
SCLclock "H" width	t_{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START condition								
setup time	t_{SUSTA}	$C_{L} = 30pF,$ $R = (Vp/I_{OL})^{*1}$	4.7	-	0.6	-	μs	
$SCL \uparrow \rightarrow SDA \downarrow$								
Data hold time	t _{HDDAT}	$R = (Vp/I_{OL})^{*1}$	0	3.45* ²	0	$0.9*^{3}$	μs	
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	THODAI			3.13	•	0.5	μο	
Data setup time	t _{SUDAT}		250	_	100	_	ns	
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	SUDAI				100		110	
STOP condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	t _{SUSTO}		4.0	-	0.6	-	μs	
Bus free time between								
"STOP condition" and	t_{BUF}		4.7	-	1.3	-	μs	
"START condition"								
Noise filter	t_{SP}	$8MHz \le \\ t_{CYCP} \le 40MHz$	2 t _{CYCP} * ⁴	-	$2 t_{CYCP}^{*4}$	-	ns	

^{*1 :}R and C_L represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistor and I_{OL} indicates V_{OL} guaranteed current.

About the APB bus number that I²C is connected to, see "■BLOCK DIAGRAM" in this data sheet. To use Typical mode, set the APB bus clock at 2MHz or more.

To use High-speed mode, set the APB bus clock at 8MHz or more.



^{*2}: The maximum t_{HDDAT} must satisfy that it does not extend at least "L" period (t_{LOW}) of device's SCL signal.

^{*3 :}A high-speed mode I^2C bus device can be used on a standard mode I^2C bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250$ ns".


^{*4 :}t_{CYCP} is the APB bus clock cycle time.

(11) JTAG Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Faiailletei	Symbol	Fill Hallie	Conditions	Min	Max	Offic	Nemarks	
TMS, TDI setup	+	TCK,	$V_{CC} \ge 4.5V$	15		nc		
time	$t_{ m JTAGS}$	TMS, TDI	$V_{\rm CC} < 4.5 V$	13	1	ns		
TMS, TDI hold time	+	TCK,	$V_{CC} \ge 4.5V$	15		nc		
TWIS, TDI HOIG TIME	t _{JTAGH}	TMS, TDI	$V_{\rm CC}$ < 4.5V	13	-	ns		
TDO delevitime	4	TCK,	$V_{CC}\!\ge\!4.5V$	-	25			
TDO delay time	$t_{ m JTAGD}$	TDO	$V_{\rm CC} < 4.5 V$	-	45	ns		

Note: When the external load capacitance $C_L = 30 pF$.



5. 12-bit A/D Converter

• Electrical characteristics for the A/D converter (Preliminary value)

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Denematen		Din name	., . , . , . , . , . , . , . , . , . ,	Value			
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	- 4.5	-	+ 4.5	LSB	
Differential Nonlinearity	-	-	- 2.5	-	+ 2.5	LSB	
Zero transition voltage	V _{ZT}	AN00 to AN02, AN04, AN05, AN12 to AN14	- 20	-	+ 20	mV	AVRH = 2.7V to 5.5V
Full-scale transition voltage	V _{FST}	AN00 to AN02, AN04, AN05, AN12 to AN14	AVRH - 20	-	AVRH + 20	mV	
Conversion time	-	-	1.0^{*1}	-	-	μs	$AV_{CC} \ge 4.5V$
Sampling time	Ts	-	*2 *2	-	10	μs	$AV_{CC} \ge 4.5V$ $AV_{CC} < 4.5V$
Compare clock cycle*3	Teck	-	50	-	1000	ns	$AV_{CC} \ge 4.5V$ $AV_{CC} < 4.5V$
State transition time to operation permission	Tstt	-	1.0	-	-	μs	11100 \ 4.51
Analog input capacity	C_{AIN}	-	-	-	9.7	pF	
Analog input resistor	R _{AIN}	-	-	1	1.5 2.2	kΩ	$\frac{AV_{CC} \ge 4.5V}{AV_{CC} < 4.5V}$
Interchannel disparity	-	-	-	ı	4	LSB	
Analog port input current	-	AN00 to AN02, AN04, AN05, AN12 to AN14	-	-	5	μΑ	
Analog input voltage	-	AN00 to AN02, AN04, AN05, AN12 to AN14	AV_{SS}	-	AVRH	V	
Reference voltage	-	AVRH AVRL	AV _{SS} AV _{SS}	-	AV _{CC} AV _{SS}	V	

^{*1:} The conversion time is the value of sampling time (Ts) + compare time (Tc).

The condition of the minimum conversion time is when the value of sampling time: 300ns, the value of compare time: 700ns ($AV_{CC} \ge 4.5V$).

Ensure that it satisfies the value of the sampling time (Ts) and compare clock cycle (Tcck).


For setting*⁴ of the sampling time and compare clock cycle, see "Chapter: A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Part".

The A/D Converter register is set at the peripheral clock timing. The sampling clock and compare clock are set at Base clock (HCLK).

- *2: A necessary sampling time changes by external impedance.
 - Ensure that it sets the sampling time to satisfy (Equation 1).
- *3: The compare time (Tc) is the value of (Equation 2).
- *4: The register setting of the A/D Converter is set at the timing of the APB bus clock.

The sampling clock and compare clock are set in base clock (HCLK).

About the APB bus number which the A/D Converter is connected to, see "■BLOCK DIAGRAM" in this data sheet.



(Equation 1) Ts \geq (R_{AIN} + Rext) \times C_{AIN} \times 9

Ts : Sampling time

 R_{AIN} : Input resistor of A/D = 1.3k Ω at 4.5V \leq AV_{CC} \leq 5.5V ch.0 to ch.2, ch.4, ch.5

Input resistor of A/D = $1.5k\Omega$ at $4.5V \le AV_{CC} \le 5.5V$ ch.12 to ch.14

Input resistor of A/D = $1.9k\Omega$ at $2.7V \le AV_{CC} < 4.5V$ ch.0 to ch.2, ch.4, ch.5

Input resistor of A/D = $2.2k\Omega$ at $2.7V \le AV_{CC} < 4.5V$ ch.12 to ch.14

 C_{AIN} : Input capacity of A/D = 9.7pF at $2.7V \leq AV_{CC} \leq 5.5V$

Rext: Output impedance of external circuit

(Equation 2) $Tc = Tcck \times 14$

Tc : Compare time Tcck : Compare clock cycle

Definition of 12-bit A/D Converter Terms


Resolution
 Integral Nonlinearity
 Analog variation that is recognized by an A/D converter.
 Deviation of the line between the zero-transition point

 $(0b111111111110 \longleftrightarrow 0b11111111111)$ from the actual conversion

characteristics.

• Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to change

the output code by 1 LSB.



Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N : A/D converter digital output value.

 $\begin{array}{lll} V_{ZT} & : & \text{Voltage at which the digital output changes from } 0x000 \text{ to } 0x001. \\ V_{FST} & : & \text{Voltage at which the digital output changes from } 0xFFE \text{ to } 0xFFF. \\ V_{NT} & : & \text{Voltage at which the digital output changes from } 0x(N-1) \text{ to } 0xN. \\ \end{array}$

6. 10-bit D/A Converter

• Electrical Characteristics for the D/A Converter (Preliminary value)

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	CC	/ 00	55			
Parameter	Symbol	Pin name		Value		Unit	Remarks
Farameter	Syllibol	Fill Hallie	Min	Тур	Max	o ii	Remarks
Resolution	i		ı	ı	10	bit	
Conversion time	tc20		0.47	0.58	0.69	μs	Load 20pF
Conversion time	tc100		2.37	2.90	3.43	μs	Load 100pF
Integral Nonlinearity*1	INL		- 4.0	ı	+ 4.0	LSB	
Differential Nonlinearity*1,*2	DNL	DAx	- 0.9	ı	+ 0.9	LSB	
Output Voltage offset	X/	DAX	ı	ı	10.0	mV	Code is 0x000
Output Voltage offset	V_{OFF}		- 20.0	ı	+ 5.4	mV	Code is 0x3FF
Analog output impedance	D		3.10	3.80	4.50	kΩ	D/A operation
Analog output impedance	R_{O}		2.0	ı	-	ΜΩ	D/A stop
Output undefined period	t_R		-	-	70	ns	

^{*1:} No-load

^{*2}: Generates the max current by the CODE about 0x200

MB9A420L Series

7. Low-Voltage Detection Characteristics

(1) Low-Voltage Detection Reset

 $(Ta = -40^{\circ}C \text{ to} + 105^{\circ}C)$

Doromotor	Cymbol	Conditions		Value			Domorko
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHR*1 = 0000	2.25	2.45	2.65	V	When voltage drops
Released voltage	VDH	SVIK = 0000	2.30	2.50	2.70	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 0001	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH	SVHK = 0001	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 0010$	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH	SVHK = 0010	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 0011$	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	SVHK = 0011	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 0100$	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	3VIK = 0100	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 0101$	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	3VIK = 0101	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 0110$	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	3VIK - 0110	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 0111$	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	SVIIK - 0111	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 1000$	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	3 V T R = 1000	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 1001$	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	3 V II - 1001	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 1010$	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	3VIK = 1010	Same as S	SVHR = 00	000 value	V	When voltage rises
LVD stabilization wait time	T_{LVDW}	-	-	-	$8160 \times t_{CYCP}^{*2}$	μs	
LVD detection delay time	T_{LVDDL}	-	-	-	200	μs	

^{*1:}SVHR bit of Low-Voltage Detection Voltage Control Register (LVD_CTL) is reset to SVHR = 0000 by low voltage detection reset.

^{*2:} t_{CYCP} indicates the APB2 bus clock cycle time.

(2) Interrupt of Low-Voltage Detection

 $(Ta = -40^{\circ}C \text{ to} + 105^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks
Farameter	Symbol	Conditions	Min	Тур	Max	Offic	Nemarks
Detected voltage	VDL	SVHI = 0011	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	3 V HI = 0011	2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0100	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	3 V HI = 0100	2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	SVHI = 0101	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	3 VIII - 0101	3.04	3.30	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 0110	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	3 V HI = 0110	3.40	3.70	4.00	V	When voltage rises
Detected voltage	VDL	SVHI = 0111	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	SVHI = 0111	3.50	3.80	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 1000	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	3 V HI = 1000	3.77	4.10	4.43	V	When voltage rises
Detected voltage	VDL	SVHI = 1001	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	3 VIII – 1001	3.86	4.20	4.54	V	When voltage rises
Detected voltage	VDL	SVHI = 1010	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	3 VIII – 1010	3.96	4.30	4.64	V	When voltage rises
LVD stabilization	т				8160 ×	116	
wait time	T_{LVDW}	=	-	_	t _{CYCP} *	μs	
LVD detection	T_{LVDDL}	_	_	_	200	110	
delay time	1 LVDDL	-	-	_	200	μs	

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.

8. Flash Memory Write/Erase Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Value		Unit	Domarka	
Farameter	Min	Тур	Max	Ullit	Remarks
Sector erase time	_	0.63	TBD	S	Includes write time prior to internal
Sector crase time	_	0.03	100	3	erase
Half word (16-bit) write time		16	TBD	110	Not including system-level overhead
Hall word (10-bit) write time	-	10	160	μs	time
Chin arasa tima		5.04	TBD	G	Includes write time prior to internal
Chip erase time	-	3.04	עמו	S	erase

Write cycles and data hold time (targeted value)

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	

^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at $+105^{\circ}$ C).

9. Return Time from Low-Power Consumption Mode

(1) Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.

· Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Value		Unit	Remarks
Farameter	Symbol	Тур	Max*	Offic	Remarks
SLEEP mode		T	BD	μs	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		TBD	TBD	μs	
Low-speed CR TIMER mode	Tient	TBD	TBD	μs	
Sub TIMER mode		TBD	TBD	μs	
RTC mode, STOP mode		TBD	TBD	μs	

^{*:} The maximum value depends on the accuracy of built-in CR.

^{*:} External interrupt is set to detecting fall edge.

Internal Resource INT

Interrupt factor accept

CPU
Operation

CPU
Operation

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family PERIPHERAL MANUAL.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".

^{*:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

(2) Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


· Return Count Time


 $(V_{CC} = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Value		Unit	Remarks
Falameter	Symbol	Тур	Max*	Offic	Nemaiks
SLEEP mode		TBD	TBD	μs	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		TBD	TBD	μs	
Low-speed CR TIMER mode	Trent	TBD	TBD	μs	
Sub TIMER mode		TBD	TBD	μs	
RTC/STOP mode		TBD	TBD	μs	

^{*:} The maximum value depends on the accuracy of built-in CR.

· Operation example of return from Low-Power consumption mode (by INITX)





^{*:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes


- The return factor is different in each Low-Power consumption modes. See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family PERIPHERAL MANUAL.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".
- The time during the power-on reset/low-voltage detection reset is excluded. See "(6) Power-on Reset Timing in 4. AC Characteristics in ■ELECTRICAL CHARACTERISTICS" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.

■ ORDERING INFORMATION

Part number	Package		
MB9AF421KWQN	Plastic • QFN (0.5mm pitch), 48-pin (LCC-48P-M74)		
MB9AF421KPMC	Plastic • LQFP (0.5mm pitch), 48-pin (FPT-48P-M49)		
MB9AF421KPMC1	Plastic • LQFP (0.65mm pitch), 52-pin (FPT-52P-M02)		
MB9AF421LPMC1	Plastic • LQFP (0.5mm pitch), 64-pin (FPT-64P-M38)		
MB9AF421LPMC	Plastic • LQFP (0.65mm pitch), 64-pin (FPT-64P-M39)		
MB9AF421LWQN	Plastic • QFN (0.5mm pitch), 64-pin (LCC-64P-M25)		


■ PACKAGE DIMENSIONS

64-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	10.00 mm × 10.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
(FPT-64P-M38)	Weight	0.32 g




Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

64-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	12.00 mm × 12.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.47 g
(FPT-64P-M39)		




Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

48-pin plastic LQFP	Lead pitch	0.50 mm	
	Package width × package length	7.00 mm × 7.00 mm	
	Lead shape	Gullwing	
	Lead bend direction	Normal bend	
	Sealing method	Plastic mold	
	Mounting height	1.70 mm MAX	
(FPT-48P-M49)	Weight	0.17 g	



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

52-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	10.00 × 10.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
(FPT-52P-M02)	Code (Reference)	P-LFQFP52-10 × 10-0.65



PRELIMINARY

MB9A420L Series

The following packages are under development.

- · LCC-48P-M74
- · LCC-64P-M25

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fujitsu.com/kr/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel: +86-21-6146-3688 Fax: +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong
Tel: +852-2736-3232 Fax: +852-2314-4207
http://cn.fujitsu.com/fsp/

All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device. Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein.

All company names, brand names and trademarks herein are property of their respective owners.

Edited: Sales Promotion Department