32-bit ARMTM CortexTM-M3 based Microcontroller



MB9AF111K, MB9AF112K

■ DESCRIPTION

The MB9A110K Series are a highly integrated 32-bit microcontrollers dedicated for embedded controllers with high-performance and low cost.

These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (UART, CSIO, I²C, LIN).

The products which are described in this data sheet are placed into TYPE5 product categories in "FM3 Famliy PERIPHERAL MANUAL".

Note: ARM and Cortex are the trademarks of ARM Limited in the EU and other countries.





■ FEATURES

- 32-bit ARM Cortex-M3 Core
 - Processor version: r2p1
 - Up to 40MHz Frequency Operation
 - Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
 - 24-bit System timer (Sys Tick) : System timer for OS task management

On-chip Memories

[Flash memory]

This Series are based on two independent on-chip Flash memories.

- · MainFlash
 - Up to 128Kbyte
 - Read cycle: 0 wait-cycle
 - · Security function for code protection
- WorkFlash
 - 32Kbyte
 - Read cycle : 0 wait-cycle
 - · Security function is shared with code protection

[SRAM]

This Series contain a total of up to 16Kbyte on-chip SRAM memories. This is composed of two independent SRAM (SRAM0, SRAM1) . SRAM0 is connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

SRAM0: 8 KbyteSRAM1: 8 Kbyte

Multi-function Serial Interface (Max 4channels)

- 2 channels with 16-steps × 9-bits FIFO (ch.0, ch.1), 2 channels without FIFO (ch.3, ch.5)
- Operation mode is selectable from the followings for each channel.

(In ch.5, only UART and LIN are available.)

- UART
- · CSIO
- LIN
- I^2C

[UART]

- · Full-duplex double buffer
- · Selection with or without parity supported
- · Built-in dedicated baud rate generator
- · External clock available as a serial clock
- Hardware Flow control: Automatically control the transmission by CTS/RTS (only ch.4)
- · Various error detect functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- Full-duplex double buffer
- · Built-in dedicated baud rate generator
- · Overrun error detect function available

[LIN]

- LIN protocol Rev.2.1 supported
- · Full-duplex double buffer
- · Master/Slave mode supported
- LIN break field generate (can be changed 13 to 16-bit length)
- LIN break delimiter generate (can be changed 1 to 4-bit length)
- · Various error detect functions available (parity errors, framing errors, and overrun errors)

[I²C]

Standard mode (Max 100kbps) / High-speed mode (Max 400kbps) supported

DMA Controller (4channels)

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- · 8 independently configured and operated channels
- · Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32-bit (4Gbyte)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- · Transfer data type: byte/half-word/word
- Transfer block count: 1 to 16
- · Number of transfers: 1 to 65536

A/D Converter (Max 8channels)

[12-bit A/D Converter]

- Successive Approximation Register type
- Built-in 2unit
- Conversion time: 1.0µs@5V
- Priority conversion available (priority at 2levels)
- · Scanning conversion mode
- Built-in FIFO for conversion data storage

(for SCAN conversion: 16steps, for Priority conversion: 4steps)

Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- · 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer

General Purpose I/O Port

This series can use its pins as General Purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- · Capable of pull-up control per pin
- · Capable of reading pin level directly
- · Built-in the port relocate function
- Up 36 fast General Purpose I/O Ports
- Some pin is 5V tolerant I/O.

See "■PIN DESCRIPTION" to confirm the corresponding pins.

Multi-function Timer

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3ch.
- Input capture × 4ch.
- Output compare × 6ch.
- A/D activating compare × 3ch.
- Waveform generator × 3ch.
- 16-bit PPG timer \times 3ch.

The following function can be used to achieve the motor control.

- · PWM signal output function
- · DC chopper waveform output function
- · Dead time function
- · Input capture function
- · A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- · Capable of rewriting the time with continuing the time count.
- · Leap year automatic count is available.

Quadrature Position/Revolution Counter (QPRC)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers

• Dual Timer (32/16-bit Down Counter)

The Dual Timer consists of two programmable 32/16-bit down counters. Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- · One-shot

Watch Counter

The Watch counter is used for wake up from Low Power Consumption mode.

Interval timer: up to 64s (Max) @ Sub Clock: 32.768kHz

External Interrupt Controller Unit

- Up to 6 external interrupt input pin
- Include one non-maskable interrupt (NMI)

Watchdog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by low-speed internal CR oscillator. Therefore, "Hardware" watchdog is active in any power saving mode except RTC and STOP and Deep stand-by RTC and Deep stand-by STOP.

• CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

Clock and Reset

[Clocks]

Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.

Main Clock : 4MHz to 48MHz
 Sub Clock : 32.768kHz
 High-speed internal CR Clock : 4MHz
 Low-speed internal CR Clock : 100kHz

· Main PLL Clock

[Resets]

- · Reset requests from INITX pin
- · Power on reset
- · Software reset
- · Watchdog timers reset
- Low-voltage detector reset
- Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

- · LVD1: error reporting via interrupt
- · LVD2: auto-reset operation

Low Power Consumption Mode

Six Low Power Consumption modes supported.

- · SLEEP
- TIMER
- · RTC
- STOP
- · Deep stand-by RTC
- · Deep stand-by STOP

Debug

Serial Wire JTAG Debug Port (SWJ-DP)

Power Supply

Wide range voltage: VCC = 2.7V to 5.5V

■ PRODUCT LINEUP

Memory size

Product name		MB9AF111K	MB9AF112K
On-chip	MainFlash	64Kbyte	128Kbyte
Flash	WorkFlash	32Kbyte	32Kbyte
0 - 1 -	SRAM0	8Kbyte	8Kbyte
On-chip SRAM	SRAM1	8Kbyte	8Kbyte
	Total	16Kbyte	16Kbyte

Function

• Fun	Clion		
	Product na	ame	MB9AF111K MB9AF112K
Pin cou	Pin count		48/52
			Cortex-M3
CPU	Freq.		40MHz
Power	supply voltage	e range	2.7V to 5.5V
DMAC	** *		4ch. (Max)
	Function Serial C/CSIO/LIN/I ²		4ch. (Max) with 16-steps × 9-bits FIFO : ch.0, ch.1
`		<u> </u>	without FIFO: ch.3, ch.5 (In ch.5, only UART and LIN are available.)
Base To	imer Reload timer	PWM/PPG)	8ch. (Max)
	A/D activation compare	3ch.	
MF- ca	Input capture	4ch.	
	Free-run timer	3ch.	1 unit (Max)
	Output compare	6ch.	
	Waveform generator	3ch.	
	PPG	3ch.	
QPRC			1ch. (Max)
Dual T			1 unit
	me clock		1 unit
	Counter		1 unit
	ccelerator		Yes
	log timer		1ch. (SW) + 1ch. (HW)
	al Interrupts		$6pins (Max) + NMI \times 1$
		Purpose I/O ports 36pins (Max)	
	A/D converter		8ch. (2 units)
	Clock Super V		Yes 2ch.
Interna	Low-Voltage I		
OSC	l High-sy Low-sp		4MHz (±2%)
	Function	peeu	100kHz (Typ) SWJ-DP
			notion in each product cannot be allocated by limiting the pine of package

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use.

■ PACKAGES


Product name Package	MB9AF111K MB9AF112K
LQFP: FPT-48P-M49 (0.5mm pitch)	O
QFN: LCC-48P-M73 (0.5mm pitch)	O
LQFP: FPT-52P-M02 (0.65mm pitch)	O

O : Supported

Note : See " $\blacksquare PACKAGE \ DIMENSIONS"$ for detailed information on each package.


■ PIN ASSIGNMENT

• FPT-48P-M49




<Note>

• LCC-48P-M73



<Note>

• FPT-52P-M02



<Note>

■ PIN DESCRIPTION

Pin	No		I/O airquit	Din state
LQFP-48 QFN-48	LQFP-52	Pin Name	I/O circuit type	Pin state type
1	1	VCC	-	-
		P50		
2	2	INT00_0	τ ψ	**
2	2	AIN0_2	I *	Н
		SIN3_1		
		P51		
2	3	INT01_0	I *	11
3	3	BIN0_2	1 "	Н
		SOT3_1		
		P52		
4	4	INT02_0	I *	Н
4	4	ZIN0_2	1 **	н
		SCK3_1		
-	5	NC	-	-
		P39		
5	6	DTTI0X_0	Е	I
		ADTG_2		
		P3A		I
		RTO00_0		
6	7	TIOA0_1	G	
		RTCCO_2		
		SUBOUT_2		
		P3B		
7	8	RTO01_0	G	I
		TIOA1_1		
		P3C		
8	9	RTO02_0	G	I
		TIOA2_1		
		P3D		
9	10	RTO03_0	G	I
		TIOA3_1		
		P3E		
10	11	RTO04_0	G	I
		TIOA4_1		
		P3F		
11	12	RTO05_0	G	I
		TIOA5_1		
12	13	VSS	-	-

	No		I/O circuit	Pin state	
LQFP-48	LQFP-52	Pin Name	type	type	
QFN-48 13	14	С	-		
14	15	VCC	-		
		P46			
15	16	X0A	D	M	
		P47	_		
16	17	X1A	D	N	
17	18	INITX	В	С	
10	10	P49	Б	т.	
18	19	TIOB0_0	E	I	
10	20	P4A	Г	т	
19	20	TIOB1_0	E	I	
-	21	NC	-	-	
20	22	PE0	С	P	
<i></i>	22	MD1			
21	23	MD0	J	D	
22	24	PE2	A	٨	
22	24	X0	A	A	
23	25	PE3	A	В	
23	23	X1	A		
24	26	VSS	-	•	
25	27	P10	F	K	
23	21	AN00	•		
		P11		F	
		AN01			
		SIN1_1			
26	28	INT02_1	F		
		FRCK0_2			
		IC02_0			
		WKUP1			
		P12			
27	29	AN02	F	K	
		SOT1_1			
		IC00_2			
		P13			
		AN03			
28	30	SCK1_1	F	K	
		IC01_2			
		RTCCO_1			
		SUBOUT_1			
		P14			
20	21	AN04	T.	т	
29	31	SIN0_1	F	L	
	<u> </u>	INT03_1			
		IC02_2			

	No		I/O circuit	Pin state
LQFP-48 QFN-48	LQFP-52	Pin Name	type	type
ζ		P15		
		AN05		
30	32	SOT0_1	F	K
		IC03_2		
31	33	AVCC		_
32	34	AVRH		
33	35	AVSS		
-	36	NC		-
		P23		
		AN06	_	
34	37	SCK0_0	F	K
		 TIOA7_1		
		P22		
25		AN07	-	***
35	38	SOT0_0	F	K
		TIOB7_1		
		P21		G
2.5		SINO_0		
36	39	INT06_1	E	
		WKUP2		
=	40	NC		-
27	4.1	P00	-	Е
37	41	TRSTX	E	
		P01		
38	42	TCK	E	E
		SWCLK		
20	40	P02	-	
39	43	TDI	E	Е
		P03		
40	44	TMS	E	Е
		SWDIO		
		P04		
41	45	TDO	E	Е
		SWO		
		P0F		
		NMIX		
40	1.	CROUT_1		.
42	46	RTCCO_0	E	J
		SUBOUT_0		
		WKUP0		
		P61		
		SOT5_0		
43	47	TIOB2_2	E	I
		UHCONX		
		DTTI0X_2		

Pin	No		I/O circuit	Pin state
LQFP-48 QFN-48	LQFP-52	Pin Name	type	type
		P60		
		SIN5_0		G
44	48	TIOA2_2	I*	
44		INT15_1		
		IC00_0		
		WKUP3		
45	49	VCC		-
46	50	P80	Н	О
47	51	P81	Н	О
48	52	VSS	-	-

^{*: 5}V tolerant I/O

■ SIGNAL DESCRIPTION

			Pin	No
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
ADC	ADTG_2	A/D converter external trigger input pin	5	6
	AN00		25	27
	AN01	7	26	28
	AN02	7	27	29
	AN03	A/D converter analog input pin.	28	30
	AN04	ANxx describes ADC ch.xx.	29	31
	AN05		30	32
	AN06		34	37
	AN07		35	38
Base Timer	TIOA0_1	Base timer ch.0 TIOA pin	6	7
0	TIOB0_0	Base timer ch.0 TIOB pin	18	19
Base Timer	TIOA1_1	Base timer ch.1 TIOA pin	7	8
1	TIOB1_0	Base timer ch.1 TIOB pin	19	20
Base Timer	TIOA2_1	Page times of 2 TIOA sin	8	9
2	TIOA2_2	Base timer ch.2 TIOA pin	44	48
	TIOB2_2	Base timer ch.2 TIOB pin	43	47
Base Timer 3	TIOA3_1	Base timer ch.3 TIOA pin	9	10
Base Timer 4	TIOA4_1	Base timer ch.4 TIOA pin	10	11
Base Timer 5	TIOA5_1	Base timer ch.5 TIOA pin	11	12
Base Timer	TIOA7_1	Base timer ch.7 TIOA pin	34	37
7	TIOB7_1	Base timer ch.7 TIOB pin	35	38
Debugger	SWCLK	Serial wire debug interface clock input pin	38	42
	SWDIO	Serial wire debug interface data input/output pin	40	44
	SWO	Serial wire viewer output pin	41	45
	TCK	J-TAG test clock input pin	38	42
	TDI	J-TAG test data input pin	39	43
	TDO	J-TAG debug data output pin	41	45
	TMS	J-TAG test mode state input/output pin	40	44
	TRSTX	J-TAG test reset Input pin	37	41
External	INT00_0	External interrupt request 00 input pin	2	2
Interrupt	INT01_0	External interrupt request 01 input pin	3	3
	 INT02_0		4	4
	 INT02_1	External interrupt request 02 input pin	26	28
	INT03_1	External interrupt request 03 input pin	29	31
	INT06_1	External interrupt request 06 input pin	36	39
	 INT15_1	External interrupt request 15 input pin	44	48
	NMIX	Non-Maskable Interrupt input pin	42	46

			Pin	No
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
GPIO	P00		37	41
	P01		38	42
	P02		39	43
	P03	General-purpose I/O port 0	40	44
	P04		41	45
	P0F		42	46
	P10		25	27
	P11		26	28
	P12		27	29
	P13	General-purpose I/O port 1	28	30
	P14		29	31
	P15		30	32
	P21		36	39
	P22	General-purpose I/O port 2	35	38
	P23	1	34	37
	P39		5	6
	P3A		6	7
	P3B		7	8
	P3C	General-purpose I/O port 3	8	9
	P3D		9	10
	P3E		10	11
	P3F		11	12
	P46		15	16
	P47	Company of Manager 1/O month 4	16	17
	P49	General-purpose I/O port 4	18	19
	P4A		19	20
	P50		2	2
	P51	General-purpose I/O port 5	3	3
	P52		4	4
	P60	Conoral purpose I/O mort 6	44	48
	P61	General-purpose I/O port 6	43	47
	P80	Conord number I/O nort 9	46	50
	P81	General-purpose I/O port 8	47	51
	PE0		20	22
	PE2	General-purpose I/O port E	22	24
	PE3		23	25

			Pin	No.
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
Multi-	SIN0_0	Multi-function serial interface ch.0 input	36	39
function	SIN0_1	pin	29	31
Serial 0	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used	35	38
	SOT0_1 (SDA0_1)	in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I ² C (operation mode 4).	30	32
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation modes 2) and as SCL0 when it is used in an I ² C (operation mode 4).	34	37
Multi- function	SIN1_1	Multi-function serial interface ch.1 input pin	26	28
Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I ² C (operation mode 4).	27	29
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation modes 2) and as SCL1 when it is used in an I ² C (operation mode 4).	28	30


			Pin	No.
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
Multi- function	SIN3_1	Multi-function serial interface ch.3 input pin	2	2
Serial 3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4).	3	3
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I ² C (operation mode 4).	4	4
Multi- function	SIN5_0	Multi-function serial interface ch.5 input pin	44	48
Serial 5	SOT5_0	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/LIN (operation modes 0, 1, 3).	43	47


			Pin	No
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
Multi-	DTTI0X_0	Input signal controlling wave form	5	6
function Timer	DTTI0X_2	generator outputs RTO00 to RTO05 of multi-function timer 0.	43	47
0	FRCK0_2	16-bit free-run timer ch.0 external clock input pin	26	28
	IC00_0		44	48
	IC00_2	16-bit input capture ch.0 input pin of multi-function timer 0.	27	29
	IC01_2		28	30
	IC02_0	ICxx describes channel number.	26	28
	IC02_2	Tean describes channel number.	29	31
	IC03_2		30	32
	RTO00_0 (PPG00_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	6	7
	RTO01_0 (PPG00_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	7	8
	RTO02_0 (PPG02_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	8	9
	RTO03_0 (PPG02_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	9	10
	RTO04_0 (PPG04_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	10	11
	RTO05_0 (PPG04_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	11	12


			Pin No	
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
Quadrature Position/	AIN0_2	QPRC ch.0 AIN input pin	2	2
Revolution	BIN0_2	QPRC ch.0 BIN input pin	3	3
Counter 0	ZIN0_2	QPRC ch.0 ZIN input pin	4	4
Real-time clock	RTCCO_0	O.5	42	46
	RTCCO_1	0.5 seconds pulse output pin of Real-time clock pin	28	30
	RTCCO_2	_ clock piii	6	7
	SUBOUT_0		42	46
	SUBOUT_1	Sub clock output pin	28	30
	SUBOUT_2		6	7
Low Power Consumption Mode	WKUP0	Deep stand-by mode return signal input pin 0	42	46
	WKUP1	Deep stand-by mode return signal input pin 1	26	28
	WKUP2	Deep stand-by mode return signal input pin 2	36	39
	WKUP3	Deep stand-by mode return signal input pin 3	44	48


			Pin No		
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52	
RESET	INITX	External Reset Input. A reset is valid when INITX="L".	17	18	
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	21	23	
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	20	22	
POWER	VCC	Power supply Pin	1	1	
	VCC	Power supply Pin	14	15	
	VCC	Power supply Pin	45	49	
GND	VSS	GND Pin	12	13	
	VSS	GND Pin	24	26	
	VSS	GND Pin	48	52	
CLOCK	X0	Main clock (oscillation) input pin	22	24	
	X0A	Sub clock (oscillation) input pin	15	16	
	X1	Main clock (oscillation) I/O pin	23	25	
	X1A	Sub clock (oscillation) I/O pin	16	17	
	CROUT_1	Internal CR-osc clock output port	42	46	
ADC POWER	AVCC	A/D converter analog power pin	31	33	
	AVRH	A/D converter analog reference voltage input pin	32	34	
ADC GND	AVSS	A/D converter GND pin	33	35	
C pin	С	Power stabilization capacity pin	13	14	
NC pin	NC	NC pin. NC pin should be kept open.	-	5	
	NC	NC pin. NC pin should be kept open.	-	21	
	NC	NC pin. NC pin should be kept open.	-	36	
	NC	NC pin. NC pin should be kept open.	-	40	

■ I/O CIRCUIT TYPE









Туре	Circuit	Remarks
I	P-ch Digital output R Pull-up resistor control Digital input Standby mode Control	 CMOS level output CMOS level hysteresis input 5V tolerant With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH}= -4mA, I_{OL}= 4mA Available to control of PZR registers.
J	Mode input	CMOS level hysteresis input

■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

· Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

· Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-1Ea

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

· Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

• Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

· Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

· Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases. Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf

■ HANDLING DEVICES

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately $0.1~\mu F$ be connected as a bypass capacitor between each Power supply pins and GND pins near this device.


Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Using an external clock


When using an external clock, the clock signal should be input to the X0, X0A pin only and the X1, X1A pin should be kept open.



Handling when using Multi-function serial pin as I²C pin If it is using Multi-function serial pin as I²C pins, P-ch transistor of digital output is always disable. However, I²C pins need to keep the electrical characteristic like other pins and not to connect to external I²C bus system with power OFF.

C pin

As this series includes an internal regulator, always connect a bypass capacitor of approximately 4.7 μF to the C pin for use by the regulator.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

NC pins

NC pin should be kept open.

Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on :VCC \rightarrow AVCC \rightarrow AVRH Turning off : AVRH \rightarrow AVCC \rightarrow VCC

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

• Differences in features among the products with different memory sizes and between Flash products and MASK products


The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up function of 5V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.

■ BLOCK DIAGRAM



■ MEMORY SIZE

See "●Memory size" in "■PRODUCT LINEUP" to confirm the memory size.

■ MEMORY MAP

			!	- 0x41FF_FFFF	
					Reserved
	0xFFFF_FFFF			0x4006_1000	DMAC
		Reserved		0x4006_0000	DIVINO
	0xE010_0000		;		
		Cortex-M3 Private Peripherals			
	0xE000_0000	1 Cripriciais			Reserved
			į	0x4003_C000	
		External Device		0x4003_B000	RTC
		Area		0x4003_A000	Watch Counter
]	0x4003_9000	CRC
				0x4003_8000	MFS
	0x6000_0000		;		Reserved
		Decembed	l į	0x4003_6000	LVD/DS mode
	0x4400_0000	Reserved		0x4003_5000	Reserved
	0.4400_0000	32Mbyte		0x4003_4000 0x4003_3000	GPIO
	0x4200_0000	Bit band alias	<u> </u>	0x4003_3000 0x4003_2000	Reserved
		Dorinhorolo		0x4003_1000	Int-Req. Read
	0x4000_0000	Peripherals	 :	0x4003_0000	EXTI
				0x4002_F000	Reserved
		Reserved	}	0x4002_E000	CR Trim
	0x2400_0000	32Mbyte	1	0x4002_8000	Reserved
	0x2200_0000	Bit band alias		0x4002_7000	A/DC
	0x200E_1000	Reserved	<u> </u>	0x4002_6000	QPRC
	0x200E_0000	WorkFlash I/F] <u>`</u>	0x4002_5000	Base Timer
	0x200C_0000	WorkFlash	\ \	0x4002_4000	PPG
	0x2008_0000	Reserved	1		
	0x2000_0000	SRAM1			Reserved
See the next page	0x1FFF_0000	SRAM0		0x4002_1000	AAET !:
" Memory Map (2)" for		Peserved	1	0x4002_0000	MFT unit0
the memory size	0x0010_2000	Reserved		0x4001_6000	Reserved
details.	0x0010_0000	Security/CR Trim	,	0x4001_5000	Dual Timer
			į		Reserved
		MainFlash		0x4001_3000	SW WDT
			1	0x4001_2000 _ 0x4001_1000	HW WDT
	0x0000_0000] ;	0x4001_1000 0x4001_0000	Clock/Reset
			1	Γ	Reserved
			į	0x4000_1000 _ - 0x4000_0000	MainFlash I/F

Memory Map (2) MB9AF112K MB9AF111K 0x200E_0000 0x200E_0000 Reserved Reserved 0x200C_8000 0x200C_8000 WorkFlash WorkFlash 32Kbyte 32Kbyte 0x200C_0000 0x200C_0000 Reserved Reserved 0x2000_2000 0x2000_2000 SRAM1 SRAM1 8Kbyte 8Kbyte 0x2000_0000 0x2000_0000 SRAM0 SRAM0 8Kbyte 8Kbyte 0x1FFF_E000 0x1FFF_E000 Reserved Reserved 0x0010_2000 0x0010_2000 0x0010_1000 CR trimming 0x0010_1000 CR trimming 0x0010_0000 Security 0x0010_0000 Security Reserved Reserved 0x0002_0000 MainFlash 0x0001_0000 128Kbyte MainFlash 64Kbyte 0x0000_0000 0x0000_0000

Peripheral Address Map

Peripheral Add	ress Map		
Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	AHB	MainFlash I/F register
0x4000_1000	0x4000_FFFF	AIID	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	APB0	Software Watchdog timer
0x4001_3000	0x4001_4FFF	Arbu	Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF		Base Timer
0x4002_6000	0x4002_6FFF	APB1	Quadrature Position/Revolution Counter
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Internal CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt Controller
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_57FF		Low Voltage Detector
0x4003_5800	0x4003_5FFF	APB2	Deep stand-by mode Controller
0x4003_6000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_FFFF		Reserved
0x4004_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF	AHB	DMAC register
0x4006_1000	0x41FF_FFFF	АПВ	Reserved
0x200E_0000	0x200E_FFFF		WorkFlash I/F register

■ PIN STATUS IN EACH CPU STATE

The terms used for pin status have the following meanings.

• INITX=0

This is the period when the INITX pin is the "L" level.

• INITX=1

This is the period when the INITX pin is the "H" level.

•SPL=0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "0".

• SPL=1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "1".

· Input enabled

Indicates that the input function can be used.

• Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

· Hi-Z

Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state.

· Setting disabled

Indicates that the setting is disabled.

· Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

· Analog input is enabled

Indicates that the analog input is enabled.

· GPIO selected

In Deep stand-by mode, pins switch to the general-purpose I/O port.

List of Pin Status

_	List of Pin Sta	tus	ı	ı	ı	ı				1
Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	_	mode, ode, or ode state	stand-by S	r Deep	Return from Deep stand-by mode state
Pin		Power supply unstable	-	oply stable	Power supply stable	'	Power supply stable		Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
A	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
В	Main crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state /When oscillation stop* ¹ ,Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop* ¹ ,Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop*¹,Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop*¹,Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop*¹,Hi-Z// Internal input fixed at "0"
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	JTAG selected	elected Hi-Z Input Input enabled enabled	Maintain	Maintain	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state		
Е	GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state

		1	I		I			I		
Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state		mode, lode, or lode state			Return from Deep stand-by mode state
Pin		Power supply unstable	Power sup	. ,	Power supply stable		ver supply stable Power supply stable		. ,	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected
F	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled						
	External interrupt enabled selected Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z / Internal	GPIO selected	Hi-Z / Internal input fixed at "0"	GPIO selected
	GPIO selected					input fixe at "0"		Maintain previous state		Maintain previous state
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected
G	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	Hi-Z/	GPIO
	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	selected Maintain	Internal input fixed at "0"	selected Maintain
	GPIO selected		enabled	enabled			at "0"	previous state		previous state
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	Hi-Z /	GPIO
Н	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	selected Maintain	Internal input fixed at "0"	selected Maintain
	GPIO selected		enabled	enabled			at "0"	previous state		previous state
I	resource selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous	Maintain previous	Hi-Z / Internal input fixed	GPIO selected Maintain	Hi-Z / Internal	GPIO selected Maintain
	GPIO selected		enabled	enabled	state	state	at "0"	previous state	input fixed at "0"	previous state

		1	ı	T	T					
Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state		mode, ode, or ode state	mode of stand-by S	nd-by RTC or Deep TOP mode ate	Return from Deep stand-by mode state
Pin		Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable	'	oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	INIT:	X = 1 SPL = 1	INITX = 1
	NMIX selected	Setting disabled	Setting disabled	Setting disabled		01 L = 0	Maintain previous state	OI L = 0	Hi-Z/	GPIO
J	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	WKUP input enabled	WKUP input enabled	selected Maintain
	selected		enaorea -	onaorea			at "0"			previous state
K	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
K	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	GPIO selected Maintain	Hi-Z / Internal input fixed	GPIO selected Maintain
	selected						at "0"	previous state	at "0"	previous state
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
L	External interrupt enabled selected Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z / Internal	GPIO selected	Hi-Z / Internal input fixed at "0"	GPIO selected
	GPIO selected	GPIO					input fixed at "0"	Maintain previous state	at 0	Maintain previous state
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
M	Sub crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled

Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	RTC mode, or		mode of stand-by S	or Deep TOP mode	Return from Deep stand-by mode state
	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	ower supply stable		oply stable	Power supply stable
	-	INITX = 0	INITX = 1	INITX = 1					INITX = 1
	-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
Sub crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	oscillation	oscillation stop*²,Hi-Z/ Internal	Internal	Maintain previous state /When oscillation stop*2,Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop*²,Hi-Z/ Internal input fixed at "0"
GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
Mode	Input	Input	Input	Input	Input	Input	Input	Input	Input
input pin	enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled
GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	Maintain previous state	Hi-Z / Input enabled	Maintain previous state
	GPIO selected Sub crystal oscillator output pin GPIO selected Mode input pin GPIO	Function group Function group Power supply unstable	Function group Function group Power supply unstable - INITX = 0	Function group Power supply unstable - INITX input state Power supply unstable - INITX = 0 INITX = 1 GPIO Setting disabled Selected Hi-Z/ Internal input fixed at "0" or Input enabled GPIO selected Hi-Z/ Internal input fixed at "0" or Input enable GPIO selected Hi-Z/ Internal input fixed at "0" Selected Fixed at "0" GPIO selected INITX input enabled Power supply stable INITX = 0 INITX = 1	Function group Power supply unstable - INITX input state Power supply unstable - INITX = 0 INITX = 1 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 1 INITX = 1 Maintain previous state Hi-Z/ Internal input fixed at "0" Input enable GPIO selected Hi-Z/ Input enabled Hi-Z/ Input enabled Hi-Z/ Input enabled Hi-Z/ Input enabled Fixed at "0" Input enabled Input input enabled GPIO Setting disabled Run mode or sleep mode state Run mode or sleep mode state Naintain previous state Hi-Z/ Internal input fixed at "0" Maintain previous state Maintain previous state Maintain previous state Maintain previous state Maintain previous Setting GPIO Setting Setting Setting Maintain previous state	Function group Power supply unstable - INITX = 0 INITX = 1 INITX = 1 INITX = 1 INITX = 0 INITX = 1 INITX = 1 INITX = 1 INITX = 0 INITX = 1 INITX = 1 INITX = 0 INITX = 1 INITX	Function group Power supply unstable INITX input state Power supply unstable INITX = 0 INITX = 1 INITX = 1 INITX = 1 INITX = 1 SPL = 0 SPL = 1 Find disabled Setting disabled Setting disabled Setting disabled Sub crystal oscillator output pin Pin GPIO Selected Hi-Z/ Internal input fixed at "0" or Input enabled GPIO Selected GPIO Selected Input Input enabled Input input pin Fixed at "0" Maintain previous state Maintain previous state /When oscillation stop*², Hi-Z/ Internal input fixed at "0" Selected GPIO Selected Input Input enabled GPIO Setting disabled Input Input enabled GPIO Setting disabled Input enabled enabled GPIO Setting disabled GPIO Setting disabled Input enabled enabled GPIO Setting disabled Input previous Setting disabled Input enabled enabled GPIO Setting disabled Input previous Setting disabled Input enabled GPIO Setting disabled Input enabled Input enabled Input enabled Input enabled Input enabled	Function group Power supply unstable - INITX = 0 INITX = 1 INITX	Function group Power supply unstable INITX input detection state Power supply unstable INITX = 0 INITX = 1 INITX

^{*1 :} Oscillation is stopped at Sub timer mode, Low-speed CR timer mode, RTC mode, STOP mode, Deep stand-by RTC mode, and Deep stand-by STOP mode.

 $[\]ensuremath{^{*}2}$: Oscillation is stopped at STOP mode and Deep stand-by STOP mode.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Doromotor	Cymbol	F	Rating	Unit	Domorko
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage *1, *2	Vcc	Vss - 0.5	Vss + 6.5	V	
Analog power supply voltage *1, *3	AVcc	Vss - 0.5	Vss + 6.5	V	
Analog reference voltage *1, *3	AVRH	Vss - 0.5	Vss + 6.5	V	
Input voltage	$V_{\rm I}$	Vss - 0.5	Vcc + 0.5 (≤6.5V)	V	
		Vss - 0.5	Vss + 6.5	V	5V tolerant
Analog pin input voltage	V_{IA}	Vss - 0.5	AVcc + 0.5 (≤6.5V)	V	
Output voltage	Vo	Vss - 0.5	Vcc + 0.5 (≤6.5V)	V	
"L" level maximum output current *4	T		10	mA	4mA type
L level maximum output current	I_{OL}	=	20	mA	12mA type
"L" level average output current *5	T		4	mA	4mA type
L level average output current	I_{OLAV}	-	12	mA	12mA type
"L" level total maximum output current	$\sum I_{OL}$	-	100	mA	
"L" level total average output current *6	$\sum I_{OLAV}$	-	50	mA	
"H" level maximum output current *4			- 10	mA	4mA type
11 level maximum output current	I_{OH}	-	- 20	mA	12mA type
"III" 11	T		- 4	mA	4mA type
"H" level average output current *5	I_{OHAV}	-	- 12	mA	12mA type
"H" level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
"H" level total average output current *6	$\sum I_{OHAV}$	-	- 50	mA	
Power consumption	P_{D}		300	mW	
Storage temperature	T_{STG}	- 55	+ 150	°C	

^{*1 :} These parameters are based on the condition that $V_{SS} = AV_{SS} = 0.0V$.

<WARNING>

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2}: Vcc must not drop below V_{SS} - 0.5V.

^{*3:} Ensure that the voltage does not to exceed Vcc + 0.5 V, for example, when the power is turned on.

^{*4:} The maximum output current is the peak value for a single pin.

^{*5:} The average output is the average current for a single pin over a period of 100 ms.

^{*6:} The total average output current is the average current for all pins over a period of 100 ms.

2. Recommended Operating Conditions

(Vss = AVss = 0.0V)

Parameter	Symbol	Conditions	V	alue	Unit	Remarks	
Farameter	Symbol	Conditions	Min	Max	O III		
Power supply voltage	Vcc	-	2.7	5.5	V		
Analog power supply voltage	AVcc	-	2.7	5.5	V	AVcc=Vcc	
Analog reference voltage	AVRH	-	AVss	AVcc	V		
Operating temperature	Ta	-	- 40	+ 105	°C	_	

<WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(1) Current Rating

 $(Vcc = AVcc = 2.7V \text{ to } 5.5V, Vss = AVss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Б	Pin \/aluo	Value	35 117		$1a = -40^{\circ}C \text{ to } + 105^{\circ}C)$											
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks								
			Normal operation	-	32	41	mA	CPU: 40MHz, Peripheral: 40MHz, MainFlash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000								
		VCC	(PLL)	-	21	28	mA	CPU: 40MHz, Peripheral: 40MHz, MainFlash 3Wait FRWTR.RWT = 00 FSYNDN.SD = 011 *1								
	Icc										Normal operation (high-speed internal CR)	-	3.9	7.7	mA	CPU/Peripheral : 4MHz *1, *2 MainFlash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000
				Normal operation (sub oscillation)	-	0.15	3.2	mA	CPU/Peripheral: 32kHz MainFlash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1							
Power supply current			Normal operation (low-speed internal CR)	-	0.2	3.3	mA	CPU/Peripheral: 100kHz MainFlash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000								
			SLEEP operation (PLL)	-	10	15	mA	Peripheral : 40MHz *1								
	Ices		SLEEP operation (high-speed internal CR)	-	1.2	4.4	mA	Peripheral : 4MHz *1, *2								
	ices		SLEEP operation (sub oscillation)	-	0.1	3.1	mA	Peripheral : 32kHz *1								
			SLEEP operation (low-speed internal CR)	-	0.1	3.1	mA	Peripheral : 100kHz *1								
	$ m I_{CCH}$		STOP mode	-	35	200	μΑ	Ta = + 25°C, When LVD is off *1								
	1CCH		STOT HIDGE	-	ı	3	mA	Ta = +105°C, When LVD is off *1								
			TIMER mode	-	60	230	μΑ	Ta = + 25°C, When LVD is off *1								
	I_{CCT}		(sub oscillation)	-	-	3.1	mA	Ta = + 105°C, When LVD is off *1								

i Parameier i Symbol i	Pin	Conditions		Value		Unit	Remarks		
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks	
	ī		DTCde	-	50	210	μΑ	Ta = +25°C, When LVD is off *1, *3	
	I_{CCR}		RTC mode	-	-	3.1	μΑ	Ta = +105°C, When LVD is off *1, *3	
		VCC			20	150	μΑ	Ta = + 25°C, When LVD is off RAM hold off *1, *4	
	$ m I_{CCHD}$		Deep stand-by	-	23	150	μΑ	Ta = + 25°C, When LVD is off RAM hold on *1, *4	
Power			STOP mode		-	600	μΑ	Ta = + 105°C, When LVD is off RAM hold off *1, *4	
Power supply current					ı	610	μΑ	Ta = + 105°C, When LVD is off RAM hold on *1, *4	
			Deep stand-by RTC mode				30	160	μΑ
	Ţ			-	33	160	μΑ	Ta = +25°C, When LVD is off RAM hold on *1, *3, *4	
	I_{CCRD}					-	600	μΑ	Ta = + 105°C, When LVD is off RAM hold off *1, *3, *4
				-	-	610	μΑ	Ta = + 105°C, When LVD is off RAM hold on *1, *3, *4	
Low-voltage detection circuit (LVD) power supply current	I _{CCLVD}		At operation	-	4	7	μΑ	For occurrence of interrupt	

^{*1:} When all ports are fixed.

^{*2:} When setting it to 4MHz by trimming.

^{*3:} When using sub crystal oscillator.

^{*4:} RAM hold setting is on-chip SRAM only.

(2) Pin Characteristics

 $(Vcc = AVcc = 2.7V \text{ to } 5.5V, Vss = AVss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions		Valu	е	Linit	Remarks
Farameter	Symbol	Fill Hallie	Conditions	Min	Тур	Max	Offic	Remarks
"H" level input voltage (hysteresis	V_{IHS}	CMOS hysteresis input pin, MD0, MD1	-	Vcc × 0.8	-	Vcc + 0.3	V	
input)		5V tolerant input pin	-	$Vcc \times 0.8$	-	Vss + 5.5	V	
"L" level input voltage	V _{ILS}	CMOS hysteresis input pin, MD0, MD1	-	Vss - 0.3	-	Vcc × 0.2	V	
(hysteresis input)		5V tolerant input pin	-	Vss - 0.3	-	Vcc × 0.2	V	
		4mA type	$Vcc \ge 4.5 \text{ V}$ $I_{OH} = -4mA$ $Vcc < 4.5 \text{ V}$ $I_{OH} = -2mA$	Vcc - 0.5	-	Vcc	V	
"H" level output voltage	$ m V_{OH}$	12mA type	$Vcc \ge 4.5 \text{ V}$ $I_{OH} = -12\text{mA}$ $Vcc < 4.5 \text{ V}$ $I_{OH} = -8\text{mA}$	Vcc - 0.5	-	Vcc	V	
		P80/P81	$Vcc \ge 4.5 \text{ V}$ $I_{OH} = -20.5 \text{ mA}$ $Vcc < 4.5 \text{ V}$ $I_{OH} = -13.0 \text{ mA}$	Vcc - 0.4	-	Vcc	V	

D .		Pin	0 1:4:		Value			Б
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			Vcc ≥ 4.5 V					
		4mA type	$I_{OL} = 4mA$	Vss	_	0.4	V	
		4mix type	Vcc < 4.5 V	V 55	_	0.4	·	
			$I_{OL} = 2mA$					
			$Vcc \ge 4.5 \text{ V}$				V	
"L" level	V _{OL}	12mA type	$I_{OL} = 12mA$	Vss	_	0.4		
output voltage	· OL	12mm rtype	Vcc < 4.5 V		0.1	•		
			$I_{OL} = 8mA$					
		P80/P81	$Vcc \ge 4.5 \text{ V}$	Vss				
			$I_{OL} = 18.5 \text{mA}$		_	0.4	V	
			Vcc< 4.5 V	V 55	_	0.4		
			$I_{OL} = 10.5 \text{mA}$					
Input leak current	${ m I}_{ m IL}$	-	-	- 5	-	+5	μΑ	
Pull-up			$Vcc \ge 4.5 \text{ V}$	25	50	100		
resistance value	R_{PU}	Pull-up pin	Vcc < 4.5 V	30	80	200	kΩ	
		Other than						
		VCC,						
Input	C_{IN}	VSS,	_	_	5	15	pF	
capacitance	CIN	AVCC,	_	_	5	15	Pı	
		AVSS,						
		AVRH						

4. AC Characteristics


(1) Main Clock Input Characteristics

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	name	Conditions	Min	Max	Offic	Nemarks
			$Vcc \ge 4.5V$	4	48	MHz	When crystal oscillator
Input frequency	F_{CH}		Vcc < 4.5V	4	20	WILLS	is connected
input frequency	- CH		$Vcc \ge 4.5V$	4	48	MHz	When using external
			Vcc < 4.5V	4	20	WILIZ	clock
Input clock cycle	torry	X0	$Vcc \ge 4.5V$	20.83	250	ns	When using external
input clock cycle	t _{CYLH}	X1	Vcc < 4.5V	50	250	113	clock
Input clock pulse	_		Pwh/tcylh	45	55	%	When using external
width	_		Pwl/tcylh	T-3	33	70	clock
Input clock rise	$t_{CF,}$		_	_	5	ns	When using external
time and fall time	t_{CR}				3	113	clock
	F_{CC}	_	_	_	42	MHz	Base clock
Internal operating	1 00				72	WILL	(HCLK/FCLK)
clock frequency*1	F_{CP0}	-	-	-	42	MHz	APB0 bus clock*2
clock frequency	F_{CP1}	-	-	-	42	MHz	APB1 bus clock* ²
	F_{CP2}	-	-	-	42	MHz	APB2 bus clock* ²
	4			22.0			Base clock
T . 1	t _{CYCC}	ı	-	23.8	-	ns	(HCLK/FCLK)
Internal operating clock cycle time*1	t_{CYCP0}	-	-	23.8	-	ns	APB0 bus clock*2
	t_{CYCP1}	-	-	23.8	-	ns	APB1 bus clock*2
	t_{CYCP2}	-	-	23.8	-	ns	APB2 bus clock* ²

^{*1:} For more information about each internal operating clock, see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".


^{*2:} For about each APB bus which each peripheral is connected to, see "■ BLOCK DIAGRAM" in this data sheet.



(2) Sub Clock Input Characteristics

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

				(,		·· · · · · · · · · · · /	
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
raiailletei	Syllibol	name	Conditions	Min	Тур	Max	וווס	Remarks	
Input frequency	1/ t _{CYLL}		-	1	32.768	1	kHz	When crystal oscillator is connected	
imput mequency		X0A	-	32	-	100	kHz	When using external clock	
Input clock cycle	t _{CYLL}	X1A	-	10	-	31.25	μs	When using external clock	
Input clock pulse width	-		Pwh/tcyll Pwl/tcyll	45	-	55	%	When using external clock	



(3) Internal CR Oscillation Characteristics

• High-speed Internal CR

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks		
Farameter	Symbol	Conditions	Min	Тур	Max	Offic	Nemarks		
Clock frequency F _{CRH}		$Ta = +25^{\circ}C$		4	4.04				
	Fany	$Ta = 0^{\circ}C \text{ to } + 70^{\circ}C$	3.84	4	4.16	MHz	When trimming*		
	1 CRH	$Ta = -40^{\circ}C \text{ to} + 85^{\circ}C$	3.8 4		4.2	IVIIIZ			
		$Ta = -40^{\circ}C \text{ to} + 85^{\circ}C$	3	4	5		When not trimming		

^{*:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

· Low-speed Internal CR

 $(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Domorko
	Symbol	Conditions	Min	Тур	Max	Offic	Remarks
Clock frequency	F _{CRL}	-	50	100	150	kHz	

(4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL)

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$

Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time* (LOCK UP time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	F_{PLLI}	4	-	16	MHz	
PLL multiple rate	-	13	-	75	multiple	
PLL macro oscillation clock frequency	F_{PLLO}	200	-	300	MHz	

^{*:} Time from when the PLL starts operating until the oscillation stabilizes.

(4-2) Operating Conditions of Main PLL (In the case of using high-speed internal CR)

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time* (LOCK UP time)	t _{LOCK}	100	ı	-	μs	
PLL input clock frequency	F_{PLLI}	3.8	4	4.2	MHz	
PLL multiple rate	-	50	1	71	multiple	
PLL macro oscillation clock frequency	F_{PLLO}	190	-	300	MHz	

^{*:} Time from when the PLL starts operating until the oscillation stabilizes.

Note: It needs to input to PLL by internal CR trimming frequency.

(5) Reset Input Characteristics


 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
	Syllibol	name	Conditions	Min	Max	Offic	
Reset input time	t _{INITX}	INITX	-	500	-	ns	

(6) Power-on Reset Timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$

Doromotor	Symbol	Pin	Val	ue	Unit	Domarka
Parameter	Symbol	name	Min	Max	Offic	Remarks
Power supply rising time	Tr	VCC	0	-	ms	
Power supply shut down time	Toff	VCC	1	-	ms	




(7) Base Timer Input Timing

· Timer input timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$


Parameter	Symbol Pin name		Conditions	Val	ue	Linit	Remarks	
Farameter	Syllibol	FIII Hallie	Conditions	Min	Max	Offic	INGIIIAIKS	
Input pulse width	t _{TIWH} t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2t _{CYCP}	-	ns		



· Trigger input timing

 $(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 105^{\circ}C)$

			(1 00 2.7 1	10 3.3 1, 13	5 0 t, 1a	10 (2 to 1 103 C)	
Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks	
Farameter	Symbol	FIII Haille	Conditions	Min	Max	5		
Input pulse width	t _{TRGH}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns		



Note: $t_{\mbox{\scriptsize CYCP}}$ indicates the APB bus clock cycle time.

About the APB bus number which Base Timer is connected to, see "■BLOCK DIAGRAM" in this data sheet.


(8) UART Timing


• Synchronous serial (SPI = 0, SCINV = 0)

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$

Doromotor	Symbol	Pin	Conditions	Vcc <	4.5V	Vcc ≥	4.5V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t _{SCYC}	SCKx		4tcycp	ı	4tcycp	1	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVI}	SCKx SOTx	Internal shift clock operation	-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx SINx		50	1	30	ī	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t_{SHIXI}	SCKx SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2tcycp - 10	1	2tcycp - 10	ī	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		tcycp + 10	1	tcycp + 10	ı	ns
$SCK \downarrow \rightarrow SOT$ delay time	t_{SLOVE}	SCKx SOTx	External shift	ı	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx SINx	clock operation	10	1	10	ı	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

- Notes: The above characteristics apply to CLK synchronous mode.
 - $t_{\mbox{\scriptsize CYCP}}$ indicates the APB bus clock cycle time. About the APB bus number which UART is connected to, see "BLOCK DIAGRAM" in this data
 - These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
 - When the external load capacitance = 30pF.





• Synchronous serial (SPI = 0, SCINV = 1)

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$


Parameter	Symbol	Pin	Conditions	Vcc < 4	4.5V	Vcc≥	4.5V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t _{SCYC}	SCKx		4tcycp	-	4tcycp	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCKx SOTx	Internal shift clock operation	-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx SINx		50	-	30	1	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXI}	SCKx SINx		0	-	0	1	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2tcycp - 10	-	2tcycp - 10	1	ns
Serial clock "H" pulse width	t_{SHSL}	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx SOTx	External shift clock	ı	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t_{IVSLE}	SCKx SINx	operation	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t_{SLIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns


Notes: • The above characteristics apply to CLK synchronous mode.

t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "■BLOCK DIAGRAM" in this data sheet.

• These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.

• When the external load capacitance = 30pF.





• Synchronous serial (SPI = 1, SCINV = 0)

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Parameter	Symbol	Pin	Conditions	Vcc < 4	4.5V	Vcc≥	4.5V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t_{SCYC}	SCKx		4tcycp	-	4tcycp	ı	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx SINx	Internal shift clock operation	50	-	30	1	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXI}	SCKx SINx		0	-	0	1	ns
$SOT \rightarrow SCK \downarrow delay time$	t _{SOVLI}	SCKx SOTx		2tcycp - 30	-	2tcycp - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2tcycp - 10	-	2tcycp - 10	ı	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx SOTx	External shift clock	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx SINx	operation	10	-	10	ı	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXE}	SCKx SINx	-	20		20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns


Notes: • The above characteristics apply to CLK synchronous mode.

t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "■BLOCK DIAGRAM" in this data sheet.

• These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.

• When the external load capacitance = 30pF.







• Synchronous serial (SPI = 1, SCINV = 1)

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Vcc < 4	4.5V	Vcc≥	4.5V	Unit
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t _{SCYC}	SCKx		4tcycp	-	4tcycp	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{ m SLOVI}$	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx SINx	Internal shift clock	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t_{SHIXI}	SCKx SINx	operation	0	-	0	-	ns
$SOT \rightarrow SCK \uparrow delay time$	t _{SOVHI}	SCKx SOTx		2tcycp - 30	-	2tcycp - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2tcycp - 10	-	2tcycp - 10	ı	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		tcycp + 10	-	tcycp + 10	ı	ns
$SCK \downarrow \rightarrow SOT$ delay time	t_{SLOVE}	SCKx SOTx	External shift clock	-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	t_{IVSHE}	SCKx SINx	operation	10	-	10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		=	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

- Notes: The above characteristics apply to CLK synchronous mode.
 - t_{CYCP} indicates the APB bus clock cycle time. About the APB bus number which UART is connected to, see "BLOCK DIAGRAM" in this data
 - These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
 - When the external load capacitance = 30pF.






• External clock (EXT = 1): asynchronous only

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions	Min	Max	Unit	Remarks
Serial clock "L" pulse width	t_{SLSH}		tcycp + 10	-	ns	
Serial clock "H" pulse width	$t_{ m SHSL}$	$C_L = 30pF$	tcycp + 10	-	ns	
SCK fall time	tF	C _L = 30pr	-	5	ns	
SCK rise time	tR		-	5	ns	




(9) External Input Timing

 $(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Farameter	Symbol	Fill Hallie	Conditions	Min	Max	o iii	Nemarks	
		ADTG					A/D converter	
		71010					trigger input	
		FRCKx	-	$2t_{CYCP}^{*1}$	-	ns	Free-run timer input	
		TRCKA					clock	
	.	ICxx					Input capture	
Input pulse width	t _{INH,}	DTTIxX		2t _{CYCP} *1		no	Wave form	
	t _{INL}	DITIXA	-	ZiCYCP.	-	ns	generator	
		INT00 to INT15	-	$2t_{CYCP} + 100*^1$	-	ns	External interrupt	
		NMIX		500* ²	-	ns	NMI	
		W///ID-		820*3		ma	Deep stand-by wake	
		WKUPx	_	820**	-	ns	up	

^{*1:} t_{CYCP} indicates the APB bus clock cycle time except stop when in stop mode, in rtc mode, in timer mode. About the APB bus number which A/D converter, Multi-function Timer, External interrupt are connected to, see "■BLOCK DIAGRAM" in this data sheet.

^{*3 :} When in deep stand-by stop mode, in deep stand-by rtc mode.



^{*2 :} When in stop mode, in rtc mode, in timer mode.


(10) Quadrature Position/Revolution Counter timing


 $(\text{Vcc} = 2.7\text{V to } 5.5\text{V}, \text{Vss} = 0\text{V}, \text{Ta} = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$


Doromotor	Cymphol	`	$\frac{\text{V to 5.5 V, Vss} = 0.5}{\text{Val}}$,	
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin "H" width	$t_{ m AHL}$	-			
AIN pin "L" width	$t_{ m ALL}$	-			
BIN pin "H" width	$t_{ m BHL}$	-			
BIN pin "L" width	$t_{ m BLL}$	-			
BIN rise time from	4	PC_Mode2 or			
AIN pin "H" level	t_{AUBU}	PC_Mode3			
AIN fall time from	+	PC_Mode2 or			
BIN pin "H" level	$t_{ m BUAD}$	PC_Mode3			
BIN fall time from	4	PC_Mode2 or			
AIN pin "L" level	$t_{ m ADBD}$	PC_Mode3			
AIN rise time from	PC_Mode2 or				
BIN pin "L" level	$t_{ m BDAU}$	PC_Mode3			
AIN rise time from	PC_Mode2 or		2t _{CYCP} *	_	ns
BIN pin "H" level	$t_{ m BUAU}$	PC_Mode3	ZiCYCP.	-	113
BIN fall time from	+	PC_Mode2 or			
AIN pin "H" level	t_{AUBD}	PC_Mode3			
AIN fall time from	+	PC_Mode2 or			
BIN pin "L" level	$t_{ m BDAD}$	PC_Mode3			
BIN rise time from	+	PC_Mode2 or			
AIN pin "L" level	$t_{ m ADBU}$	PC_Mode3			
ZIN pin "H" width	$t_{ m ZHL}$	QCR:CGSC="0"			
ZIN pin "L" width	t_{ZLL}	QCR:CGSC="0"			
AIN/BIN rise and fall time	+	QCR:CGSC="1"			
from determined ZIN level	t _{ZABE}	I –Jauj.njy]		
Determined ZIN level from	t. 222	QCR:CGSC="1"			
*: t indicates the APP bus	t_{ABEZ}				


^{*:} t_{CYCP} indicates the APB bus clock cycle time except stop when in stop mode, in timer mode.

About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "■BLOCK DIAGRAM" in this data sheet.









(11) I²C Timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Parameter	Symbol	Conditions	Typical	mode	High-sp mod		Unit	Remarks	
			Min	Max	Min	Max			
SCL clock frequency	F_{SCL}		0	100	0	400	kHz		
(Repeated) START condition									
hold time	t_{HDSTA}		4.0	-	0.6	-	μs		
$SDA \downarrow \rightarrow SCL \downarrow$									
SCLclock "L" width	t_{LOW}		4.7	-	1.3	-	μs		
SCLclock "H" width	t_{HIGH}		4.0	-	0.6	-	μs		
(Repeated) START setup time $SCL \uparrow \rightarrow SDA \downarrow$	t_{SUSTA}	C = 20pE	4.7	-	0.6	ı	μs		
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	$C_L = 30pF,$ $R = (Vp/I_{OL})^{*1}$	0	3.45* ²	0	0.9*3	μs		
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t _{SUDAT}		250	-	100	1	ns		
STOP condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	t _{SUSTO}		4.0	-	0.6	-	μs		
Bus free time between "STOP condition" and "START condition"	t _{BUF}		4.7	-	1.3	-	μs		
Noise filter	t_{SP}	-	$2 t_{CYCP}^{*4}$	-	$2 t_{CYCP}^{*4}$	-	ns		

^{*1 :} R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

^{*4:} t_{CYCP} is the APB bus clock cycle time.

About the APB bus number that I²C is connected to, see "■BLOCK DIAGRAM" in this data sheet.

To use I²C, set the peripheral bus clock at 8 MHz or more.



 $^{*2:} The \ maximum \ t_{HDDAT} \ must \ satisfy \ that \ it \ does \ not \ extend \ at \ least \ "L" \ period \ (t_{LOW}) \ of \ device's \ SCL \ signal.$


^{*3 :} A high-speed mode I^2C bus device can be used on a standard mode I^2C bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250$ ns".

(12) JTAG Timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter Symb		Pin name	Conditions	Va	alue	Unit	Remarks
Farameter	Symbol	Fill Hallie	Conditions	Min	Max	Offic	Remarks
TMS, TDI setup	t	TCK,	$Vcc \ge 4.5V$	15		ns	
time	t _{JTAGS}	1JTAGS TMS, TDI $Vcc < 4.5V$		ı	115		
TMS, TDI hold time	t	TCK,	$Vcc \ge 4.5V$	15		nc	
TWIS, TDI HOIG TIME	t _{JTAGH}	TMS, TDI	Vcc < 4.5V	13	-	ns	
TDO delevitime		TCK,	$Vcc \ge 4.5V$	-	25	ng	
TDO delay time	t _{JTAGD}	TDO	Vcc < 4.5V	-	45	ns	

Note: When the external load capacitance = 30pF.



5. 12-bit A/D Converter

· Electrical characteristics for the A/D converter

 $(Vcc = AVcc = 2.7V \text{ to } 5.5V, Vss = AVss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

D	Pin	() 1	Value			D = = = = =
Parameter	name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	12	bit	
Linearity error	-	- 4.5	-	+ 4.5	LSB	
Differential linearity error	-	-2.5	-	+ 2.5	LSB	
Zero transition voltage	AN0 to AN7	- 20	-	+ 20	mV	AVRH = 2.7V to 5.5V
Full-scale transition voltage	AN0 to AN7	AVRH - 20	-	AVRH + 20	mV	
Conversion time	-	1.0*1	-	-	μs	$AVcc \ge 4.5V$
Sampling time	Ts	*2	-	-	ns	$AVcc \ge 4.5V$
Sampling time	15	*2	-	-	115	AVcc < 4.5V
C111-*3	T1-	50		2000		$AVcc \ge 4.5V$
Compare clock cycle*3	Teck	50	_	2000	ns	AVcc < 4.5V
State transition time to operation permission	Tstt	1.0	-	-	μs	
Power supply current	AVCC	-	0.57	0.72	mA	A/D 1unit operation
(analog + digital)	AVCC	-	0.06	20	μΑ	When A/D stop
Reference power supply current	AVRH	-	1.1	1.96	mA	A/D 1unit operation AVRH=5.5V
(between AVRH to AVSS)	ZVICI	-	0.06	4	μΑ	When A/D stop (1unit)
Analog input capacity	Cin	-	-	12.9	pF	
Analog input resistance	Rin			2	kΩ	$AVcc \ge 4.5V$
	KIII	-	<u>-</u>	3.8		AVcc < 4.5V
Interchannel disparity	-	-	-	4	LSB	
Analog port input current	AN0 to AN7	-	-	5	μΑ	
Analog input voltage	AN0 to AN7	AVSS	-	AVRH	V	
Reference voltage	AVRH	2.7	-	AVCC	V	

^{*1:} Conversion time is the value of sampling time (Ts) + compare time (Tc).

The condition of the minimum conversion time is the value of sampling time: 300ns, the value of sampling time: 700ns (AVcc $\geq 4.5V$).

Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck).


For setting*⁴ of sampling time and compare clock cycle, see "Chapter:A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Part".

*3: Compare time (Tc) is the value of (Equation 2).

About the APB bus number which A/D Converter is connected to, see "BLOCK DIAGRAM" in this data sheet.

^{*2:} A necessary sampling time changes by external impedance. Ensure that it set the sampling time to satisfy (Equation 1).

^{*4:} The register setting of the A/D Converter is reflected by the timing of the APB bus clock. Sampling clock and compare clock are set in base clock (HCLK).



(Equation 1) Ts \geq (Rin + Rext) \times Cin \times 9

Ts : Sampling time

Rin : input resistance of A/D = $2k\Omega$ at $4.5 \le AVCC \le 5.5$

input resistance of A/D = $3.8k\Omega$ at $2.7 \le AVCC \le 4.5$

Cin : input capacity of A/D = 12.9pF at $2.7 \le AVCC \le 5.5$

Rext: Output impedance of external circuit

(Equation 2) $Tc = Tcck \times 14$

Tc : Compare time Tcck : Compare clock cycle

Definition of 12-bit A/D Converter Terms


Resolution
 Linearity error
 Analog variation that is recognized by an A/D converter.
 Deviation of the line between the zero-transition point

 $(0b111111111110 \leftarrow \rightarrow 0b111111111111)$ from the actual conversion

characteristics.

• Differential linearity error : Deviation from the ideal value of the input voltage that is required to change

the output code by 1 LSB.



Linearity error of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$$
 [LSB]

Differential linearity error of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{4094}$$

N : A/D converter digital output value.

 V_{OT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.

6. Low-voltage Detection Characteristics

(1) Low-voltage Detection Reset

 $(Ta = -40^{\circ}C \text{ to} + 105^{\circ}C)$

Doromotor	Symbol Condition	Conditions		Value		Unit	Remarks	
Parameter	Symbol	Conditions	Min	Тур	Max	Offic	Remarks	
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops	
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises	

(2) Interrupt of Low-voltage Detection

 $(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks
Farameter	Syllibol	Conditions	Min	Тур	Max	Offic	Remarks
Detected voltage	VDL	SVHI = 0000	2.58	2.8	3.02	V	When voltage drops
Released voltage	VDH	3 V HI = 0000	2.67	2.9	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0001	2.76	3.0	3.24	V	When voltage drops
Released voltage	VDH	3 V HI = 0001	2.85	3.1	3.34	V	When voltage rises
Detected voltage	VDL	SVHI = 0010	2.94	3.2	3.45	V	When voltage drops
Released voltage	VDH	3 V HI = 0010	3.04	3.3	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 0011	3.31	3.6	3.88	V	When voltage drops
Released voltage	VDH	3 VIII – 0011	3.40	3.7	3.99	V	When voltage rises
Detected voltage	VDL	SVHI = 0100	3.40	3.7	3.99	V	When voltage drops
Released voltage	VDH	3 V HI = 0100	3.50	3.8	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 0111	3.68	4.0	4.32	V	When voltage drops
Released voltage	VDH	3 V III — U1111	3.77	4.1	4.42	V	When voltage rises
Detected voltage	VDL	SVHI = 1000	3.77	4.1	4.42	V	When voltage drops
Released voltage	VDH	3 V HI = 1000	3.86	4.2	4.53	V	When voltage rises
Detected voltage	VDL	SVHI = 1001	3.86	4.2	4.53	V	When voltage drops
Released voltage	VDH	3 v m = 1001	3.96	4.3	4.64	V	When voltage rises
LVD stabilization wait time	T_{LVDW}	-	-	-	2240 × tcycp*	μs	

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.

7. MainFlash Memory Write/Erase Characteristics

 $(Vcc = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Porc	Parameter		Value		Unit	Remarks		
Faia		Min	Тур	Max	Offic	Nemarks		
Sector erase	Large Sector		0.7	3.7	S	Includes write time prior to internal		
time	Small Sector	_	0.3	1.1	5	erase		
Half word (16-bit) write time		-	12	384	μs	Not including system-level overhead time		
Chip erase tim	e	-	3.8	16.2	S	Includes write time prior to internal erase		

Erase/write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)
1,000	20*
10,000	10*
100,000	5*

^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).

8. WorkFlash Memory Write/Erase Characteristics

 $(Vcc = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Value			Unit	Remarks	
Farameter	Min	Тур	Max	Offic	Kemarks	
Sector erase time	ı	0.3	1.5	S	Includes write time prior to internal erase	
Half word (16-bit) write time	-	20	384	μs	Not including system-level overhead time	
Chip erase time	ı	1.2	6	S	Includes write time prior to internal erase	

Erase/write cycles and data hold time


Erase/write cycles (cycle)	Data hold time (year)
1,000	20*
10,000	10*


^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at $+85^{\circ}$ C).

■ ORDERING INFORMATION


Part number	Package	
MB9AF111KPMC	Plastic • LQFP 48-pin (0.5mm pitch), (FPT-48P-M49)	
MB9AF112KPMC		
MB9AF111KPMC1	Plastic • LQFP 52-pin	
MB9AF112KPMC1	(0.65mm pitch), (FPT-52P-M02)	
MB9AF111KQN	Plastic • QFN 48-pin	
MB9AF112KQN	(0.5mm pitch), (LCC-48P-M73)	


■ PACKAGE DIMENSIONS






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

52-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	10.00 × 10.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
(FPT-52P-M02)	Code (Reference)	P-LFQFP52-10×10-0.65



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results	
-	-	PRELIMINARY → Data sheet	
7	■PRODUCT LINEUP •Function	Added the pin count.	
8	■PACKAGES	Revised from "Planning".	
23	■I/O CIRCUIT TYPE	Corrected the following description to "TypeB". Digital output → Digital input	
34	■BLOCK DIAGRAM	Corrected the following description. • AHB (Max 40MHz) → AHB (Max 42MHz) • APB0 (Max 40MHz) → APB0 (Max 42MHz) • APB1 (Max 40MHz) → APB1 (Max 42MHz) • APB2 (Max 40MHz) → APB2 (Max 42MHz) Deleted the description for "USB Clock Ctrl / PLL".	
45, 46	■ELECTRICAL CHARACTERISTICS 3. DC Characteristics (1) Current Rating	 Revised the value of "TBD". Corrected the value. Power supply current (I_{CCR})	
61	(9) External Input Timing	Revised the value of "TBD".	
66	5. 12-bit A/D Converter • Electrical characteristics for the A/D converter	 Deleted "(Preliminary value)". Corrected the value of "Compare clock cycle". Max: 10000 → 2000 	
70	7. MainFlash Memory Write/Erase Characteristics Erase/write cycles and data hold time	Deleted"(targeted value)".	
	8. WorkFlash Memory Write/Erase Characteristics Erase/write cycles and data hold time		

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel: +86-21-6146-3688 Fax: +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department