

## 32-bit ARM™ Cortex™-M3 based Microcontroller

# FM3 MB9A340NA Series

## MB9AF341LA/MA/NA, MB9AF342LA/MA/NA, MB9AF344LA/MA/NA

### ■ DESCRIPTION

The MB9A340NA Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost.

These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs, and Communication Interfaces (USB, UART, CSIO, I<sup>2</sup>C).

The products which are described in this data sheet are placed into TYPE6 product categories in "FM3 Family PERIPHERAL MANUAL".

Note: ARM and Cortex are the trademarks of ARM Limited in the EU and other countries.

# MB9A340NA Series

## ■ FEATURES

- 32-bit ARM Cortex-M3 Core
  - Processor version: r2p1
  - Up to 40 MHz Frequency Operation
  - Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
  - 24-bit System timer (Sys Tick): System timer for OS task management

- On-chip Memories

### [Flash memory]

- Dual operation Flash memory
  - Dual Operation Flash memory has the upper bank and the lower bank.  
So, this series could implement erase, write and read operations for each bank simultaneously.
  - Main area: Up to 256 Kbytes (Up to 240Kbytes upper bank + 16Kbytes lower bank)
  - Work area: 32 Kbytes (lower bank)
- Read cycle: 0 wait-cycle
- Security function for code protection

### [SRAM]

This Series on-chip SRAM is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

- SRAM0: Up to 16 Kbytes
- SRAM1: Up to 16 Kbytes

- External Bus Interface\*

- Supports SRAM, NOR Flash memory device
- Up to 8 chip selects
- 8/16-bit Data width
- Up to 25-bit Address bit
- Supports Address/Data multiplex
- Supports external RDY function
- \* : MB9AF341LA, F342LA and F344LA do not support External Bus Interface.

- USB Interface

The USB interface is composed of Function and Host.

### [USB function]

- USB2.0 Full-Speed supported
- Max 6 EndPoint supported
  - EndPoint 0 is control transfer
  - EndPoint 1, 2 can select Bulk-transfer, Interrupt-transfer or Isochronous-transfer
  - EndPoint 3 to 5 can select Bulk-transfer or Interrupt-transfer
  - EndPoint 1 to 5 is comprised of Double Buffers.
  - The size of each endpoint is according to the follows.
    - Endpoint 0, 2 to 5 : 64bytes
    - Endpoint 1 : 256bytes

### [USB host]

- USB2.0 Full/Low-speed supported
- Bulk-transfer, interrupt-transfer and Isochronous-transfer support
- Automatic detection of connected/disconnected USB Device
- Automatic processing of the IN/OUT token handshake packet
- Max 256-byte packet-length supported
- Wake-up function supported

- Multi-function Serial Interface (Max 8channels)

- 4 channels with 16steps×9-bit FIFO (ch.4 to ch.7), 4 channels without FIFO (ch.0 to ch.3)
- Operation mode is selectable from the followings for each channel.
  - UART
  - CSIO
  - I<sup>2</sup>C

[UART]

- Full-duplex double buffer
- Selection with or without parity supported
- Built-in dedicated baud rate generator
- External clock available as a serial clock
- Hardware Flow control\* : Automatically control the transmission by CTS/RTS (only ch.4)
- Various error detection functions available (parity errors, framing errors, and overrun errors)
  - \* : MB9AF341LA, F342LA and F344LA do not support Hardware Flow control.

[CSIO]

- Full-duplex double buffer
- Built-in dedicated baud rate generator
- Overrun error detection function available

[I<sup>2</sup>C]

Standard mode (Max 100kbps) / High-speed mode (Max 400kbps) supported

- DMA Controller (8channels)

The DMA Controller has an independent bus from the CPU, so CPU and DMA Controller can process simultaneously.

- 8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32-bit (4 Gbytes)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: byte/half-word/word
- Transfer block count: 1 to 16
- Number of transfers: 1 to 65536

- A/D Converter (Max 24channels)

[12-bit A/D Converter]

- Successive Approximation type
- Built-in 2units
- Conversion time: 2.0μs @ 2.7V to 3.6V
- Priority conversion available (priority at 2levels)
- Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)

- Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer

# MB9A340NA Series

- **General-Purpose I/O Port**

This series can use its pins as general-purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated to.

- Capable of pull-up control per pin
  - Capable of reading pin level directly
  - Built-in the port relocate function
  - Up to 83 fast general-purpose I/O Ports@100pin Package
  - Some ports are 5V tolerant I/O.
- See "■PIN DESCRIPTION" to confirm the corresponding pins.

- **Dual Timer (32/16-bit Down Counter)**

The Dual Timer consists of two programmable 32/16-bit down counters. Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- One-shot

- **HDMI-CEC/Remote Control Receiver (Up to 2channels)**

- HDMI-CEC transmitter
  - Header block automatic transmission by judging Signal free
  - Generating status interrupt by detecting Arbitration lost
  - Generating START, EOM, ACK automatically to output CEC transmission by setting 1 byte data
  - Generating transmission status interrupt when transmitting 1 block (1 byte data and EOM/ACK)
- HDMI-CEC receiver
  - Automatic ACK reply function available
  - Line error detection function available
- Remote control receiver
  - 4 bytes reception buffer
  - Repeat code detection function available

- **Real-time clock (RTC)**

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- Leap year automatic count is available.

- **Watch Counter**

The Watch counter is used for wake up from sleep and timer mode.

Interval timer: up to 64s (Max) @ Sub Clock : 32.768 kHz

- **External Interrupt Controller Unit**

- Up to 16 external interrupt input pins
- Include one non-maskable interrupt (NMI) input pin

- **Watchdog Timer (2channels)**

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

The "Hardware" watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the "Hardware" watchdog is active in any low-power consumption modes except RTC, STOP, Deep standby RTC, Deep standby STOP modes.

- **CRC (Cyclic Redundancy Check) Accelerator**

The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a reduction of the integrity check processing load for reception data and storage.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

- **Clock and Reset**

**[Clocks]**

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL).

- Main Clock : 4 MHz to 48 MHz
- Sub Clock : 32.768 kHz
- Built-in high-speed CR Clock : 4 MHz
- Built-in low-speed CR Clock : 100 kHz
- Main PLL Clock

**[Resets]**

- Reset requests from INITX pin
- Power-on reset
- Software reset
- Watchdog timers reset
- Low-voltage detection reset
- Clock Super Visor reset

- **Clock Super Visor (CSV)**

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- External clock failure (clock stop) is detected, reset is asserted.
- External frequency anomaly is detected, interrupt or reset is asserted.

- **Low-Voltage Detector (LVD)**

This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

# MB9A340NA Series

- Low-Power Consumption Mode

Six low-power consumption modes supported.

- SLEEP
- TIMER
- RTC
- STOP
- Deep standby RTC (selectable between keeping the value of RAM and not)
- Deep standby STOP (selectable between keeping the value of RAM and not)

- Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM).\*

\*: MB9AF341LA/MA, F342LA/MA and F344LA/MA support only SWJ-DP.

- Unique ID

Unique value of the device (41-bit) is set.

- Power Supply

Wide range voltage : VCC = 1.65V to 3.6V

: VCC = 3.0V to 3.6V (when USB is used)

# MB9A340NA Series

## ■ PRODUCT LINEUP

### ● Memory size

Product name		MB9AF341LA/MA/NA	MB9AF342LA/MA/NA	MB9AF344LA/MA/NA
On-chip Flash memory	Main area	64 Kbytes	128 Kbytes	256 Kbytes
	Work area	32 Kbytes	32 Kbytes	32 Kbytes
On-chip SRAM	SRAM0	8 Kbytes	8 Kbytes	16 Kbytes
	SRAM1	8 Kbytes	8 Kbytes	16 Kbytes
	Total	16 Kbytes	16 Kbytes	32 Kbytes

### ● Function

Product name		MB9AF341LA MB9AF342LA MB9AF344LA	MB9AF341MA MB9AF342MA MB9AF344MA	MB9AF341NA MB9AF342NA MB9AF344NA
Pin count		64	80/96	100/112
CPU		Cortex-M3		
	Freq.	40 MHz		
Power supply voltage range		1.65V to 3.6V		
USB2.0 (Function/Host)		1ch.		
DMAC		8ch.		
External Bus Interface		-	Addr: 21-bit (Max) R/W Data: 8-bit (Max) CS: 4 (Max) Support: SRAM, NOR Flash memory	Addr: 25-bit (Max) R/W Data: 8/16-bit (Max) CS: 8 (Max) Support: SRAM, NOR Flash memory
Multi-function Serial Interface (UART/CSIO/I <sup>2</sup> C)		8ch. (Max) ch.4 to ch.7: FIFO (16steps × 9-bit) ch.0 to ch.3: No FIFO		
Base Timer (PWC/Reload timer/PWM/PPG)		8ch. (Max)		
Dual Timer		1 unit		
HDMI-CEC/ Remote Control Receiver		2ch. (Max)		
Real-Time Clock		1 unit		
Watch Counter		1 unit		
CRC Accelerator		Yes		
Watchdog timer		1ch. (SW) + 1ch. (HW)		
External Interrupts		8pins (Max) + NMI × 1	11pins (Max) + NMI × 1	16pins (Max) + NMI × 1
I/O ports		51pins (Max)	66pins (Max)	83pins (Max)
12-bit A/D converter		12ch. (2 units)	17ch. (2 units)	24ch. (2 units)
CSV (Clock Super Visor)		Yes		
LVD (Low-Voltage Detector)		2ch.		
Built-in CR	High-speed	4 MHz (± 2%)		
	Low-speed	100 kHz (Typ)		
Debug Function		SWJ-DP		SWJ-DP/ETM
Unique ID		Yes		

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.

# MB9A340NA Series

## ■ PACKAGES

Package	Product name	MB9AF341LA	MB9AF341MA	MB9AF341NA
		MB9AF342LA	MB9AF342MA	MB9AF342NA
		MB9AF344LA	MB9AF344MA	MB9AF344NA
LQFP: FPT-64P-M38 (0.5mm pitch)		○	-	-
LQFP: FPT-64P-M39 (0.65mm pitch)		○	-	-
QFN: LCC-64P-M24 (0.5mm pitch)		○	-	-
LQFP: FPT-80P-M37 (0.5mm pitch)		-	○	-
LQFP: FPT-80P-M40 (0.65mm pitch)		-	○	-
BGA: BGA-96P-M07 (0.5mm pitch)		-	○	-
LQFP: FPT-100P-M23 (0.5mm pitch)		-	-	○
QFP: FPT-100P-M36 (0.65mm pitch)		-	-	○
BGA: BGA-112P-M04 (0.8mm pitch)		-	-	○


○ : Supported

Note: See "■PACKAGE DIMENSIONS" for detailed information on each package.



## PIN ASSIGNMENT

### FPT-100P-M23




### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

# MB9A340NA Series


● FPT-100P-M36



**<Note>**

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

● FPT-80P-M37/M40




**<Note>**

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

# MB9A340NA Series


## ● FPT-64P-M38/M39



### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

● LCC-64P-M24




**<Note>**

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

# MB9A340NA Series

● BGA-112P-M04




**<Note>**

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

# MB9A340NA Series

● BGA-96P-M07



**<Note>**

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

# MB9A340NA Series

## ■ LIST OF PIN FUNCTIONS

- List of pin numbers

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Pin No						Pin Name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64			
1	79	B1	1	B1	1	VCC	-	
2	80	C1	2	C1	2	P50	E	L
						INT00_0		
						SIN3_1		
-	MADATAA00_1							
3	81	C2	3	C2	3	P51	E	L
						INT01_0		
						SOT3_1 (SDA3_1)		
						-		
4	82	B3	4	B3	4	P52	E	L
						INT02_0		
						SCK3_1 (SCL3_1)		
						-		
5	83	D1	5	D1	-	P53	E	L
						SIN6_0		
						TIOA1_2		
						INT07_2		
						MADATAA03_1		
6	84	D2	6	D2	-	P54	E	K
						SOT6_0 (SDA6_0)		
						TIOB1_2		
						MADATAA04_1		



# MB9A340NA Series

Pin No						Pin Name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64			
7	85	D3	7	D3	-	P55	E	K
						SCK6_0 (SCL6_0)		
						ADTG_1		
						MADATA05_1		
8	86	D5	8	E1	-	P56	E	L
						INT08_2		
						MADATA06_1		
9	87	E1	9	E2	5	E	L	
					P30			
					TIOB0_1			
					INT03_2			
10	88	E2	10	E3	6	E	L	
								MADATA07_1
								P31
								TIOB1_1
11	89	E3	11	G1	7	E	L	
								SCK6_1 (SCL6_1)
								INT04_2
								INT05_2
								MADATA08_1
12	90	E4	12	G2	8	E	L	
								P32
								TIOB2_1
								SOT6_1 (SDA6_1)
								INT04_0
								TIOB3_1
SIN6_1								
13	91	F1	-	-	-	E	K	
								ADTG_6
								MADATA10_1
14	92	F2	-	-	-	E	L	
								P33
								INT04_0
								TIOB4_1
14	92	F2	-	-	-	E	L	
								MADATA11_1
								P34
								TIOB5_1
14	92	F2	-	-	-	E	L	
								INT08_1
								MADATA12_1

# MB9A340NA Series

Pin No						Pin Name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64			
15	93	F3	-	-	-	P36	E	L
						SIN5_2		
						INT09_1		
						MADATA13_1		
-	-	-	-	F1	-	VSS	-	
-	-	-	-	F2	-	VSS	-	
-	-	-	-	F3	-	VSS	-	
16	94	G1	-	-	-	P37	E	L
						SOT5_2 (SDA5_2)		
						INT10_1		
						MADATA14_1		
17	95	G2	-	-	-	P38	E	L
						SCK5_2 (SCL5_2)		
						INT11_1		
						MADATA15_1		
18	96	F4	13	G3	9	P39	E	K
						ADTG_2		
19	97	G3	14	H1	10	P3A	E	K
						TIOA0_1		
						RTCCO_2		
						SUBOUT_2		
20	98	H1	15	H2	11	P3B	E	K
						TIOA1_1		
21	99	H2	16	H3	12	P3C	E	K
						TIOA2_1		
22	100	G4	17	J1	13	P3D	E	K
						TIOA3_1		
-	-	B2	-	B2	-	VSS	-	
23	1	H3	18	J2	14	P3E	E	K
						TIOA4_1		
24	2	J2	19	J4	15	P3F	E	K
						TIOA5_1		
25	3	L1	20	L1	16	VSS	-	
26	4	J1	-	-	-	VCC	-	

# MB9A340NA Series

Pin No						Pin Name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64			
27	5	J4	-	-	-	P40	E	L
						TIOA0_0		
						INT12_1		
28	6	L5	-	-	-	P41	E	L
						TIOA1_0		
						INT13_1		
29	7	K5	-	-	-	P42	E	K
						TIOA2_0		
30	8	J5	-	-	-	P43	E	K
						TIOA3_0		
						ADTG_7		
31	9	H5	21	L5	-	P44	E	K
						TIOA4_0		
						MAD00_1		
32	10	L6	22	K5	-	P45	E	K
						TIOA5_0		
						MAD01_1		
-	-	K2	-	K2	-	VSS	-	-
-	-	J3	-	J3	-	VSS	-	-
-	-	H4	-	-	-	VSS	-	-
-	-	-	-	L6	-	VSS	-	-
33	11	L2	23	L2	17	C	-	-
34	12	L4	24	L4	-	VSS	-	-
35	13	K1	25	K1	18	VCC	-	-
36	14	L3	26	L3	19	P46	D	F
						X0A		
37	15	K3	27	K3	20	P47	D	G
						X1A		
38	16	K4	28	K4	21	INITX	B	C
39	17	K6	29	J5	-	P48	E	L
						INT14_1		
						SIN3_2		
						MAD02_1		
40	18	J6	30	K6	22	P49	E	K
						TIOB0_0		
					-	SOT3_2 (SDA3_2)		
						MAD03_1		

# MB9A340NA Series

Pin No						Pin Name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64			
41	19	L7	31	J6	23	P4A	E	K
						TIOB1_0		
					-	SCK3_2 (SCL3_2)		
						MAD04_1		
42	20	K7	32	L7	24	P4B	E	K
						TIOB2_0		
					-	MAD05_1		
43	21	H6	33	K7	25	P4C	I	S
						TIOB3_0		
						SCK7_1 (SCL7_1)		
						CEC0		
					-	MAD06_1		
44	22	J7	34	J7	26	P4D	I	K
						TIOB4_0		
						SOT7_1 (SDA7_1)		
						-		
45	23	K8	35	K8	27	P4E	I	L
						TIOB5_0		
						INT06_2		
						SIN7_1		
					-	MAD08_1		
46	24	K9	36	K9	28	MD1	C	E
						PE0		
47	25	L8	37	L8	29	MD0	G	D
48	26	L9	38	L9	30	X0	A	A
						PE2		
49	27	L10	39	L10	31	X1	A	B
						PE3		
50	28	L11	40	L11	32	VSS	-	
51	29	K11	41	K11	33	VCC	-	
52	30	J11	42	J11	34	P10	F	M
						AN00		
53	31	J10	43	J10	35	P11	F	R
						AN01		
						SIN1_1		
						INT02_1		
						WKUP1		
					-	MAD09_1		

# MB9A340NA Series

Pin No						Pin Name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64			
54	32	J8	44	J8	36	P12	F	M
						AN02		
						SOT1_1 (SDA1_1)		
						-		
-	-	K10	-	K10	-	VSS	-	
-	-	J9	-	J9	-	VSS	-	
55	33	H10	45	H10	37	P13	F	M
						AN03		
						SCK1_1 (SCL1_1)		
						RTCCO_1		
						SUBOUT_1		
-	MAD11_1							
56	34	H9	46	H9	38	P14	F	N
						AN04		
						INT03_1		
						-		
-	MAD12_1							
57	35	H7	47	G10	39	P15	F	M
						AN05		
						-		
-	MAD13_1							
58	36	G10	48	G9	-	P16	F	M
						AN06		
						SCK0_1 (SCL0_1)		
						MAD14_1		
59	37	G9	49	F10	40	P17	F	N
						AN07		
						SIN2_2		
						INT04_1		
-	MAD15_1							
60	38	H11	50	H11	41	AVCC	-	
61	39	F11	51	F11	42	AVRH	-	
62	40	G11	52	G11	43	AVSS	-	

# MB9A340NA Series

Pin No						Pin Name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64			
63	41	G8	53	F9	44	P18	F	M
						AN08		
						SOT2_2 (SDA2_2)		
					-	MAD16_1		
64	42	F10	54	E11	45	P19	F	M
						AN09		
						SCK2_2 (SCL2_2)		
					-	MAD17_1		
-	-	H8	-	-	-	VSS	-	
65	43	F9	55	E10	-	P1A	F	N
						AN10		
						SIN4_1		
						INT05_1		
						MAD18_1		
66	44	E11	56	E9	-	P1B	F	M
						AN11		
						SOT4_1 (SDA4_1)		
						MAD19_1		
67	45	E10	-	-	-	P1C	F	M
						AN12		
						SCK4_1 (SCL4_1)		
						MAD20_1		
68	46	F8	-	-	-	P1D	F	M
						AN13		
						CTS4_1		
						MAD21_1		
69	47	E9	-	-	-	P1E	F	M
						AN14		
						RTS4_1		
						MAD22_1		
70	48	D11	-	-	-	P1F	F	M
						AN15		
						ADTG_5		
						MAD23_1		

# MB9A340NA Series

Pin No						Pin Name	I/O circuit type	Pin state type	
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64				
-	-	B10	-	B10	-	VSS	-	-	
-	-	C9	-	C9	-	VSS	-	-	
-	-	-	-	D11	-	VSS	-	-	
71	49	D10	57	D10	46	P23	F	M	
						AN16			
						SCK0_0 (SCL0_0)			
						TIOA7_1			
72	50	E8	58	D9	47	P22	F	M	
						AN17			
						SOT0_0 (SDA0_0)			
						TIOB7_1			
73	51	C11	59	C11	48	P21	F	R	
						AN18			
						SIN0_0			
						INT06_1			
						WKUP2			
74	52	C10	60	C10	-	P20	F	N	
						AN19			
						INT05_0			
						CROUT_0			
						MAD24_1			
75	53	A11	-	A11	-	VSS	-	-	
76	54	A10	-	-	-	VCC	-	-	
77	55	A9	61	A10	49	P00	E	J	
						TRSTX			
					-	MCSX7_1			
78	56	B9	62	B9	50	P01	E	J	
						TCK			
						SWCLK			
79	57	B11	63	B11	51	P02	E	J	
						TDI			
						MCSX6_1			
80	58	A8	64	A9	52	P03	E	J	
									TMS
									SWDIO
81	59	B8	65	B8	53	P04	E	J	
									TDO
									SWO

# MB9A340NA Series

Pin No						Pin Name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64			
82	60	C8	-	-	-	P05	F	Q
						AN20		
						TRACED0		
						TIOA5_2		
						SIN4_2		
						INT00_1		
-	-	D8	-	-	-	VSS	-	
83	61	D9	-	-	-	P06	F	Q
						AN21		
						TRACED1		
						TIOB5_2		
						SOT4_2 (SDA4_2)		
						INT01_1		
MCSX4_1								
84	62	A7	66	A8	-	P07	F	P
			-	-		AN22		
						ADTG_0		
						MCLKOUT_1		
						TRACED2		
-	-	A7	-	-	SCK4_2 (SCL4_2)			
-	-	-	-	-	-	VSS	-	
85	63	B7	-	-	-	P08	F	P
						AN23		
						TRACED3		
						TIOA0_2		
						CTS4_2		
MCSX3_1								
86	64	C7	-	-	-	P09	E	O
						TRACECLK		
						TIOB0_2		
						RTS4_2		
MCSX2_1								
87	65	D7	67	C8	54	P0A	I	L
					SIN4_0			
					INT00_2			
					-	MCSX1_1		



# MB9A340NA Series

Pin No						Pin Name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64			
88	66	A6	68	C7	55	POB	I	K
						SOT4_0 (SDA4_0)		
						TIOB6_1		
-	-	-	-	-	-	MCSX0_1	-	-
89	67	B6	69	B7	56	POC	I	K
						SCK4_0 (SCL4_0)		
						TIOA6_1		
-	-	-	-	-	-	MALE_1	-	-
-	-	D4	-	-	-	VSS	-	-
-	-	C3	-	C3	-	VSS	-	-
90	68	C6	70	B6	-	POD	E	K
						RTS4_0		
						TIOA3_2		
-	-	-	-	-	-	MDQM0_1	-	-
91	69	A5	71	C6	-	POE	E	K
						CTS4_0		
						TIOB3_2		
-	-	-	-	A5	-	MDQM1_1	-	-
-	-	-	-	-	-	VSS	-	-
92	70	B5	72	A6	57	POF	E	I
						NMIX		
						CROUT_1		
						RTCCO_0		
						SUBOUT_0		
-	-	-	-	-	-	WKUP0	-	-
93	71	D6	73	B5	-	P63	E	L
						INT03_0		
						MWEX_1		
94	72	C5	74	C5	58	P62	E	K
						SCK5_0 (SCL5_0)		
						ADTG_3		
-	-	-	-	-	-	MOEX_1	-	-
95	73	B4	75	B4	59	P61	E	K
						SOT5_0 (SDA5_0)		
						TIOB2_2		
-	-	-	-	-	-	UHCONX	-	-

# MB9A340NA Series

Pin No						Pin Name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64			
96	74	C4	76	C4	60	P60	I	T
						SIN5_0		
						TIOA2_2		
						INT15_1		
						WKUP3		
					CEC1			
					-	MRDY_1		
97	75	A4	77	A4	61	VCC	-	
98	76	A3	78	A3	62	P80	H	H
						UDM0		
99	77	A2	79	A2	63	P81	H	H
						UDP0		
100	78	A1	80	A1	64	VSS	-	

# MB9A340NA Series

- List of pin functions

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
ADC	ADTG_0	A/D converter external trigger input pin	84	62	A7	66	A8	-
	ADTG_1		7	85	D3	7	D3	-
	ADTG_2		18	96	F4	13	G3	9
	ADTG_3		94	72	C5	74	C5	58
	ADTG_4		-	-	-	-	-	-
	ADTG_5		70	48	D11	-	-	-
	ADTG_6		12	90	E4	12	G2	8
	ADTG_7		30	8	J5	-	-	-
	ADTG_8		-	-	-	-	-	-
			AN00	A/D converter analog input pin. ANxx describes ADC ch.xx.	52	30	J11	42
	AN01	53	31		J10	43	J10	35
	AN02	54	32		J8	44	J8	36
	AN03	55	33		H10	45	H10	37
	AN04	56	34		H9	46	H9	38
	AN05	57	35		H7	47	G10	39
	AN06	58	36		G10	48	G9	-
	AN07	59	37		G9	49	F10	40
	AN08	63	41		G8	53	F9	44
	AN09	64	42		F10	54	E11	45
	AN10	65	43		F9	55	E10	-
	AN11	66	44		E11	56	E9	-
	AN12	67	45		E10	-	-	-
	AN13	68	46		F8	-	-	-
	AN14	69	47		E9	-	-	-
	AN15	70	48		D11	-	-	-
	AN16	71	49		D10	57	D10	46
	AN17	72	50		E8	58	D9	47
	AN18	73	51		C11	59	C11	48
	AN19	74	52		C10	60	C10	-
	AN20	82	60		C8	-	-	-
	AN21	83	61		D9	-	-	-
	AN22	84	62		A7	66	A8	-
	AN23	85	63		B7	-	-	-

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
Base Timer 0	TIOA0_0	Base timer ch.0 TIOA pin	27	5	J4	-	-	-
	TIOA0_1		19	97	G3	14	H1	10
	TIOA0_2		85	63	B7	-	-	-
	TIOB0_0	Base timer ch.0 TIOB pin	40	18	J6	30	K6	22
	TIOB0_1		9	87	E1	9	E2	5
	TIOB0_2		86	64	C7	-	-	-
Base Timer 1	TIOA1_0	Base timer ch.1 TIOA pin	28	6	L5	-	-	-
	TIOA1_1		20	98	H1	15	H2	11
	TIOA1_2		5	83	D1	5	D1	-
	TIOB1_0	Base timer ch.1 TIOB pin	41	19	L7	31	J6	23
	TIOB1_1		10	88	E2	10	E3	6
	TIOB1_2		6	84	D2	6	D2	-
Base Timer 2	TIOA2_0	Base timer ch.2 TIOA pin	29	7	K5	-	-	-
	TIOA2_1		21	99	H2	16	H3	12
	TIOA2_2		96	74	C4	76	C4	60
	TIOB2_0	Base timer ch.2 TIOB pin	42	20	K7	32	L7	24
	TIOB2_1		11	89	E3	11	G1	7
	TIOB2_2		95	73	B4	75	B4	59
Base Timer 3	TIOA3_0	Base timer ch.3 TIOA pin	30	8	J5	-	-	-
	TIOA3_1		22	100	G4	17	J1	13
	TIOA3_2		90	68	C6	70	B6	-
	TIOB3_0	Base timer ch.3 TIOB pin	43	21	H6	33	K7	25
	TIOB3_1		12	90	E4	12	G2	8
	TIOB3_2		91	69	A5	71	C6	-
Base Timer 4	TIOA4_0	Base timer ch.4 TIOA pin	31	9	H5	21	L5	-
	TIOA4_1		23	1	H3	18	J2	14
	TIOA4_2		-	-	-	-	-	-
	TIOB4_0	Base timer ch.4 TIOB pin	44	22	J7	34	J7	26
	TIOB4_1		13	91	F1	-	-	-
	TIOB4_2		-	-	-	-	-	-
Base Timer 5	TIOA5_0	Base timer ch.5 TIOA pin	32	10	L6	22	K5	-
	TIOA5_1		24	2	J2	19	J4	15
	TIOA5_2		82	60	C8	-	-	-
	TIOB5_0	Base timer ch.5 TIOB pin	45	23	K8	35	K8	27
	TIOB5_1		14	92	F2	-	-	-
	TIOB5_2		83	61	D9	-	-	-
Base Timer 6	TIOA6_1	Base timer ch.6 TIOA pin	89	67	B6	69	B7	56
	TIOB6_1	Base timer ch.6 TIOB pin	88	66	A6	68	C7	55
Base Timer 7	TIOA7_0	Base timer ch.7 TIOA pin	-	-	-	-	-	-
	TIOA7_1		71	49	D10	57	D10	46
	TIOA7_2		-	-	-	-	-	-
	TIOB7_0	Base timer ch.7 TIOB pin	-	-	-	-	-	-
	TIOB7_1		72	50	E8	58	D9	47
	TIOB7_2		-	-	-	-	-	-

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
Debugger	SWCLK	Serial wire debug interface clock input pin	78	56	B9	62	B9	50
	SWDIO	Serial wire debug interface data input / output pin	80	58	A8	64	A9	52
	SWO	Serial wire viewer output pin	81	59	B8	65	B8	53
	TCK	J-TAG test clock input pin	78	56	B9	62	B9	50
	TDI	J-TAG test data input pin	79	57	B11	63	B11	51
	TDO	J-TAG debug data output pin	81	59	B8	65	B8	53
	TMS	J-TAG test mode state input/output pin	80	58	A8	64	A9	52
	TRACECLK	Trace CLK output pin of ETM	86	64	C7	-	-	-
	TRACED0	Trace data output pins of ETM	82	60	C8	-	-	-
	TRACED1		83	61	D9	-	-	-
	TRACED2		84	62	A7	-	-	-
	TRACED3		85	63	B7	-	-	-
	TRSTX	J-TAG test reset input pin	77	55	A9	61	A10	49
	External Bus	MAD00_1	External bus interface address bus	31	9	H5	21	L5
MAD01_1		32		10	L6	22	K5	-
MAD02_1		39		17	K6	29	J5	-
MAD03_1		40		18	J6	30	K6	-
MAD04_1		41		19	L7	31	J6	-
MAD05_1		42		20	K7	32	L7	-
MAD06_1		43		21	H6	33	K7	-
MAD07_1		44		22	J7	34	J7	-
MAD08_1		45		23	K8	35	K8	-
MAD09_1		53		31	J10	43	J10	-
MAD10_1		54		32	J8	44	J8	-
MAD11_1		55		33	H10	45	H10	-
MAD12_1		56		34	H9	46	H9	-
MAD13_1		57		35	H7	47	G10	-
MAD14_1		58		36	G10	48	G9	-
MAD15_1		59		37	G9	49	F10	-
MAD16_1		63		41	G8	53	F9	-
MAD17_1		64		42	F10	54	E11	-
MAD18_1		65		43	F9	55	E10	-
MAD19_1		66		44	E11	56	E9	-
MAD20_1		67		45	E10	-	-	-
MAD21_1		68		46	F8	-	-	-
MAD22_1		69		47	E9	-	-	-
MAD23_1		70		48	D11	-	-	-
MAD24_1	74	52	C10	60	C10	-		

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
External Bus	MCSX0_1	External bus interface chip select output pin	88	66	A6	68	C7	-
	MCSX1_1		87	65	D7	67	C8	-
	MCSX2_1		86	64	C7	-	-	-
	MCSX3_1		85	63	B7	-	-	-
	MCSX4_1		83	61	D9	-	-	-
	MCSX5_1		82	60	C8	-	-	-
	MCSX6_1		79	57	B11	63	B11	-
	MCSX7_1		77	55	A9	61	A10	-
	MDQM0_1	External bus interface byte mask signal output pin	90	68	C6	70	B6	-
	MDQM1_1		91	69	A5	71	C6	-
	MOEX_1	External bus interface read enable signal for SRAM	94	72	C5	74	C5	-
	MWEX_1	External bus interface write enable signal for SRAM	93	71	D6	73	B5	-
	MADATA00_1	External bus interface data bus	2	80	C1	2	C1	-
	MADATA01_1		3	81	C2	3	C2	-
	MADATA02_1		4	82	B3	4	B3	-
	MADATA03_1		5	83	D1	5	D1	-
	MADATA04_1		6	84	D2	6	D2	-
	MADATA05_1		7	85	D3	7	D3	-
	MADATA06_1		8	86	D5	8	E1	-
	MADATA07_1		9	87	E1	9	E2	-
	MADATA08_1		10	88	E2	10	E3	-
	MADATA09_1		11	89	E3	11	G1	-
	MADATA10_1		12	90	E4	12	G2	-
	MADATA11_1		13	91	F1	-	-	-
	MADATA12_1		14	92	F2	-	-	-
	MADATA13_1		15	93	F3	-	-	-
	MADATA14_1		16	94	G1	-	-	-
	MADATA15_1	17	95	G2	-	-	-	
	MALE_1	Address Latch enable signal for multiplex	89	67	B6	69	B7	-
	MRDY_1	External RDY input signal	96	74	C4	76	C4	-
MCLKOUT_1	External bus clock output pin	84	62	A7	66	A8	-	

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
External Interrupt	INT00_0	External interrupt request 00 input pin	2	80	C1	2	C1	2
	INT00_1		82	60	C8	-	-	-
	INT00_2		87	65	D7	67	C8	54
	INT01_0	External interrupt request 01 input pin	3	81	C2	3	C2	3
	INT01_1		83	61	D9	-	-	-
	INT02_0	External interrupt request 02 input pin	4	82	B3	4	B3	4
	INT02_1		53	31	J10	43	J10	35
	INT03_0	External interrupt request 03 input pin	93	71	D6	73	B5	-
	INT03_1		56	34	H9	46	H9	38
	INT03_2		9	87	E1	9	E2	5
	INT04_0	External interrupt request 04 input pin	12	90	E4	12	G2	8
	INT04_1		59	37	G9	49	F10	40
	INT04_2		10	88	E2	10	E3	6
	INT05_0	External interrupt request 05 input pin	74	52	C10	60	C10	-
	INT05_1		65	43	F9	55	E10	-
	INT05_2		11	89	E3	11	G1	7
	INT06_1	External interrupt request 06 input pin	73	51	C11	59	C11	48
	INT06_2		45	23	K8	35	K8	27
	INT07_2	External interrupt request 07 input pin	5	83	D1	5	D1	-
	INT08_1	External interrupt request 08 input pin	14	92	F2	-	-	-
	INT08_2		8	86	D5	8	E1	-
INT09_1	External interrupt request 09 input pin	15	93	F3	-	-	-	
INT10_1	External interrupt request 10 input pin	16	94	G1	-	-	-	
INT11_1	External interrupt request 11 input pin	17	95	G2	-	-	-	
INT12_1	External interrupt request 12 input pin	27	5	J4	-	-	-	
INT13_1	External interrupt request 13 input pin	28	6	L5	-	-	-	
INT14_1	External interrupt request 14 input pin	39	17	K6	29	J5	-	
INT15_1	External interrupt request 15 input pin	96	74	C4	76	C4	60	
NMIX	Non-Maskable Interrupt input pin	92	70	B5	72	A6	57	

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
GPIO	P00	General-purpose I/O port 0	77	55	A9	61	A10	49
	P01		78	56	B9	62	B9	50
	P02		79	57	B11	63	B11	51
	P03		80	58	A8	64	A9	52
	P04		81	59	B8	65	B8	53
	P05		82	60	C8	-	-	-
	P06		83	61	D9	-	-	-
	P07		84	62	A7	66	A8	-
	P08		85	63	B7	-	-	-
	P09		86	64	C7	-	-	-
	P0A		87	65	D7	67	C8	54
	P0B		88	66	A6	68	C7	55
	P0C		89	67	B6	69	B7	56
	P0D		90	68	C6	70	B6	-
	P0E		91	69	A5	71	C6	-
	P0F		92	70	B5	72	A6	57
	P10		52	General-purpose I/O port 1	30	J11	42	J11
	P11	53	31		J10	43	J10	35
	P12	54	32		J8	44	J8	36
	P13	55	33		H10	45	H10	37
	P14	56	34		H9	46	H9	38
	P15	57	35		H7	47	G10	39
	P16	58	36		G10	48	G9	-
	P17	59	37		G9	49	F10	40
	P18	63	41		G8	53	F9	44
	P19	64	42		F10	54	E11	45
	P1A	65	43		F9	55	E10	-
	P1B	66	44		E11	56	E9	-
	P1C	67	45		E10	-	-	-
	P1D	68	46	F8	-	-	-	
	P1E	69	47	E9	-	-	-	
	P1F	70	48	D11	-	-	-	
	P20	74	General-purpose I/O port 2	52	C10	60	C10	-
P21	73	51		C11	59	C11	48	
P22	72	50		E8	58	D9	47	
P23	71	49		D10	57	D10	46	



# MB9A340NA Series

Pin function	Pin name	Function description	Pin No						
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64	
GPIO	P30	General-purpose I/O port 3	9	87	E1	9	E2	5	
	P31		10	88	E2	10	E3	6	
	P32		11	89	E3	11	G1	7	
	P33		12	90	E4	12	G2	8	
	P34		13	91	F1	-	-	-	
	P35		14	92	F2	-	-	-	
	P36		15	93	F3	-	-	-	
	P37		16	94	G1	-	-	-	
	P38		17	95	G2	-	-	-	
	P39		18	96	F4	13	G3	9	
	P3A		19	97	G3	14	H1	10	
	P3B		20	98	H1	15	H2	11	
	P3C		21	99	H2	16	H3	12	
	P3D		22	100	G4	17	J1	13	
	P3E		23	1	H3	18	J2	14	
	P3F		24	2	J2	19	J4	15	
	P40		27	General-purpose I/O port 4	5	J4	-	-	-
	P41	28	6		L5	-	-	-	
	P42	29	7		K5	-	-	-	
	P43	30	8		J5	-	-	-	
	P44	31	9		H5	21	L5	-	
	P45	32	10		L6	22	K5	-	
	P46	36	14		L3	26	L3	19	
	P47	37	15		K3	27	K3	20	
	P48	39	17		K6	29	J5	-	
	P49	40	18		J6	30	K6	22	
	P4A	41	19		L7	31	J6	23	
	P4B	42	20		K7	32	L7	24	
	P4C	43	21		H6	33	K7	25	
	P4D	44	22		J7	34	J7	26	
	P4E	45	23		K8	35	K8	27	
	P50	2	General-purpose I/O port 5		80	C1	2	C1	2
	P51	3			81	C2	3	C2	3
	P52	4		82	B3	4	B3	4	
	P53	5		83	D1	5	D1	-	
	P54	6		84	D2	6	D2	-	
	P55	7		85	D3	7	D3	-	
	P56	8		86	D5	8	E1	-	
	P60	96	General-purpose I/O port 6	74	C4	76	C4	60	
	P61	95		73	B4	75	B4	59	
	P62	94		72	C5	74	C5	58	
	P63	93		71	D6	73	B5	-	
	P80	98	General-purpose I/O port 8	76	A3	78	A3	62	
	P81	99		77	A2	79	A2	63	
	PE0	46	General-purpose I/O port E	24	K9	36	K9	28	
	PE2	48		26	L9	38	L9	30	
	PE3	49		27	L10	39	L10	31	

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
Multi-function Serial 0	SIN0_0	Multi-function serial interface ch.0 input pin	73	51	C11	59	C11	48
	SIN0_1		56	34	H9	46	H9	-
	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a	72	50	E8	58	D9	47
	SOT0_1 (SDA0_1)	UART/CSIO (operation modes 0 to 2) and as SDA0 when it is used in an I <sup>2</sup> C (operation mode 4).	57	35	H7	47	G10	-
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a	71	49	D10	57	D10	46
	SCK0_1 (SCL0_1)	UART/CSIO (operation modes 0 to 2) and as SCL0 when it is used in an I <sup>2</sup> C (operation mode 4).	58	36	G10	48	G9	-
Multi-function Serial 1	SIN1_1	Multi-function serial interface ch.1 input pin	53	31	J10	43	J10	35
	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a	54	32	J8	44	J8	36
	SCK1_1 (SCL1_1)	UART/CSIO (operation modes 0 to 2) and as SDA1 when it is used in an I <sup>2</sup> C (operation mode 4).  Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a	55	33	H10	45	H10	37
		UART/CSIO (operation modes 0 to 2) and as SCL1 when it is used in an I <sup>2</sup> C (operation mode 4).						

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
Multi-function Serial 2	SIN2_2	Multi-function serial interface ch.2 input pin	59	37	G9	49	F10	40
	SOT2_2 (SDA2_2)	Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA2 when it is used in an I <sup>2</sup> C (operation mode 4).	63	41	G8	53	F9	44
	SCK2_2 (SCL2_2)	Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL2 when it is used in an I <sup>2</sup> C (operation mode 4).	64	42	F10	54	E11	45
Multi-function Serial 3	SIN3_1	Multi-function serial interface ch.3 input pin	2	80	C1	2	C1	2
	SIN3_2		39	17	K6	29	J5	-
	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA3 when it is used in an I <sup>2</sup> C (operation mode 4).	3	81	C2	3	C2	3
	SOT3_2 (SDA3_2)		40	18	J6	30	K6	-
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL3 when it is used in an I <sup>2</sup> C (operation mode 4).	4	82	B3	4	B3	4
	SCK3_2 (SCL3_2)		41	19	L7	31	J6	-

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
Multi-function Serial 4	SIN4_0	Multi-function serial interface ch.4 input pin	87	65	D7	67	C8	54
	SIN4_1		65	43	F9	55	E10	-
	SIN4_2		82	60	C8	-	-	-
	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA4 when it is used in an I <sup>2</sup> C (operation mode 4).	88	66	A6	68	C7	55
	SOT4_1 (SDA4_1)		66	44	E11	56	E9	-
	SOT4_2 (SDA4_2)		83	61	D9	-	-	-
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL4 when it is used in an I <sup>2</sup> C (operation mode 4).	89	67	B6	69	B7	56
	SCK4_1 (SCL4_1)		67	45	E10	-	-	-
	SCK4_2 (SCL4_2)		84	62	A7	-	-	-
	RTS4_0	Multi-function serial interface ch.4 RTS output pin	90	68	C6	70	B6	-
	RTS4_1		69	47	E9	-	-	-
	RTS4_2		86	64	C7	-	-	-
	CTS4_0	Multi-function serial interface ch.4 CTS input pin	91	69	A5	71	C6	-
	CTS4_1		68	46	F8	-	-	-
	CTS4_2		85	63	B7	-	-	-
Multi-function Serial 5	SIN5_0	Multi-function serial interface ch.5 input pin	96	74	C4	76	C4	60
	SIN5_2		15	93	F3	-	-	-
	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA5 when it is used in an I <sup>2</sup> C (operation mode 4).	95	73	B4	75	B4	59
	SOT5_2 (SDA5_2)		16	94	G1	-	-	-
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL5 when it is used in an I <sup>2</sup> C (operation mode 4).	94	72	C5	74	C5	58
	SCK5_2 (SCL5_2)		17	95	G2	-	-	-

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
Multi-function Serial 6	SIN6_0	Multi-function serial interface ch.6 input pin	5	83	D1	5	D1	-
	SIN6_1		12	90	E4	12	G2	8
	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA6 when it is used in an I <sup>2</sup> C (operation mode 4).	6	84	D2	6	D2	-
	SOT6_1 (SDA6_1)		11	89	E3	11	G1	7
	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL6 when it is used in an I <sup>2</sup> C (operation mode 4).	7	85	D3	7	D3	-
	SCK6_1 (SCL6_1)		10	88	E2	10	E3	6
Multi-function Serial 7	SIN7_1	Multi-function serial interface ch.7 input pin	45	23	K8	35	K8	27
	SOT7_1 (SDA7_1)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA7 when it is used in an I <sup>2</sup> C (operation mode 4).	44	22	J7	34	J7	26
	SCK7_1 (SCL7_1)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL7 when it is used in an I <sup>2</sup> C (operation mode 4).	43	21	H6	33	K7	25

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
USB	UDM0	USB function/host D – pin	98	76	A3	78	A3	62
	UDP0	USB function/host D + pin	99	77	A2	79	A2	63
	UHCONX	USB external pull-up control pin	95	73	B4	75	B4	59
Real-time clock	RTCCO_0	0.5 seconds pulse output pin of Real-time clock	92	70	B5	72	A6	57
	RTCCO_1		55	33	H10	45	H10	37
	RTCCO_2		19	97	G3	14	H1	10
	SUBOUT_0	Sub clock output pin	92	70	B5	72	A6	57
	SUBOUT_1		55	33	H10	45	H10	37
	SUBOUT_2		19	97	G3	14	H1	10
Low-Power Consumption Mode	WKUP0	Deep standby mode return signal input pin 0	92	70	B5	72	A6	57
	WKUP1	Deep standby mode return signal input pin 1	53	31	J10	43	J10	35
	WKUP2	Deep standby mode return signal input pin 2	73	51	C11	59	C11	48
	WKUP3	Deep standby mode return signal input pin 3	96	74	C4	76	C4	60
HDMI-CEC/Remote Control Reception	CEC0	HDMI-CEC/Remote Control Reception ch.0 input/output pin	43	21	H6	33	K7	25
	CEC1	HDMI-CEC/Remote Control Reception ch.1 input/output pin	96	74	C4	76	C4	60
RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	38	16	K4	28	K4	21
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	47	25	L8	37	L8	29
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	46	24	K9	36	K9	28
POWER	VCC	Power supply Pin	1	79	B1	1	B1	1
			26	4	J1	-	-	-
			35	13	K1	25	K1	18
			51	29	K11	41	K11	33
			76	54	A10	-	-	-
			97	75	A4	77	A4	61

# MB9A340NA Series

Pin function	Pin name	Function description	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP/QFN-64
GND	VSS	GND Pin	-	-	-	-	F1	-
			-	-	-	-	F2	-
			-	-	-	-	F3	-
			-	-	B2	-	B2	-
			25	3	L1	20	L1	16
			-	-	K2	-	K2	-
			-	-	J3	-	J3	-
			-	-	H4	-	-	-
			-	-	-	-	L6	-
			34	12	L4	24	L4	-
			50	28	L11	40	L11	32
			-	-	K10	-	K10	-
			-	-	J9	-	J9	-
			-	-	H8	-	-	-
			-	-	B10	-	B10	-
			-	-	C9	-	C9	-
			-	-	-	-	D11	-
			75	53	A11	-	A11	-
			-	-	D8	-	-	-
			-	-	-	-	A7	-
-	-	D4	-	-	-			
-	-	C3	-	C3	-			
-	-	-	-	A5	-			
			100	78	A1	80	A1	64
CLOCK	X0	Main clock (oscillation) input pin	48	26	L9	38	L9	30
	X0A	Sub clock (oscillation) input pin	36	14	L3	26	L3	19
	X1	Main clock (oscillation) I/O pin	49	27	L10	39	L10	31
	X1A	Sub clock (oscillation) I/O pin	37	15	K3	27	K3	20
	CROUT_0	Built-in high-speed CR-osc clock output port	74	52	C10	60	C10	-
	CROUT_1		92	70	B5	72	A6	57
ADC POWER	AVCC	A/D converter analog power supply pin	60	38	H11	50	H11	41
	AVRH	A/D converter analog reference voltage input pin	61	39	F11	51	F11	42
ADC GND	AVSS	A/D converter GND pin	62	40	G11	52	G11	43
C pin	C	Power supply stabilization capacity pin	33	11	L2	23	L2	17

# MB9A340NA Series

## ■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		<p>It is possible to select the main oscillation / GPIO function</p> <p>When the main oscillation is selected.</p> <ul style="list-style-type: none"> <li>• Oscillation feedback resistor : Approximately 1MΩ</li> <li>• With Standby mode control</li> </ul> <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> <li>• CMOS level output.</li> <li>• CMOS level hysteresis input</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 33kΩ</li> <li>• <math>I_{OH} = -4mA, I_{OL} = 4mA</math></li> </ul>
B		<ul style="list-style-type: none"> <li>• CMOS level hysteresis input</li> <li>• Pull-up resistor : Approximately 33kΩ</li> </ul>



# MB9A340NA Series

Type	Circuit	Remarks
C	<p>The diagram shows a square wave input connected to a resistor, which is then connected to an inverter. The output of this inverter is labeled 'Digital input'. Below this, an N-channel MOSFET is shown with its gate connected to the input line and its drain connected to the input line, forming an open-drain output. The source of the MOSFET is connected to ground. The output of the MOSFET is labeled 'Digital output'.</p>	<ul style="list-style-type: none"> <li>• Open drain output</li> <li>• CMOS level hysteresis input</li> </ul>
D	<p>The diagram shows a complex circuit with two oscillators, X1A and X0A. X1A is connected to a resistor R and a P-channel MOSFET. X0A is connected to a resistor R and another P-channel MOSFET. The circuit includes several digital inputs and outputs, including 'Digital input', 'Digital output', and 'Clock input'. It also features 'Standby mode control' signals and 'Pull-up resistor control' signals. The circuit uses a combination of P-channel and N-channel MOSFETs, resistors, and logic gates (AND, OR, NOT) to implement these functions.</p>	<p>It is possible to select the sub oscillation / GPIO function</p> <p>When the sub oscillation is selected.</p> <ul style="list-style-type: none"> <li>• Oscillation feedback resistor : Approximately 5MΩ</li> <li>• With Standby mode control</li> </ul> <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> <li>• CMOS level output.</li> <li>• CMOS level hysteresis input</li> <li>• With pull-up resistor control</li> <li>• With Standby mode control</li> <li>• Pull-up resistor : Approximately 33kΩ</li> <li>• <math>I_{OH} = -4mA</math>, <math>I_{OL} = 4mA</math></li> </ul>

# MB9A340NA Series

Type	Circuit	Remarks
E		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With pull-up resistor control</li> <li>• With Standby mode control</li> <li>• Pull-up resistor : Approximately 33k<math>\Omega</math></li> <li>• <math>I_{OH} = -4\text{mA}</math>, <math>I_{OL} = 4\text{mA}</math></li> <li>• When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off</li> </ul>
F		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With input control</li> <li>• Analog input</li> <li>• With pull-up resistor control</li> <li>• With Standby mode control</li> <li>• Pull-up resistor : Approximately 33k<math>\Omega</math></li> <li>• <math>I_{OH} = -4\text{mA}</math>, <math>I_{OL} = 4\text{mA}</math></li> <li>• When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off</li> </ul>
G		<p>CMOS level hysteresis input</p>

Type	Circuit	Remarks
H	<p>The diagram for Type H shows a complex logic circuit. It features several input blocks: UDP0/P81, Differential, and UDM0/P80. The circuit is composed of numerous logic gates, including inverters, NAND gates, and OR gates. The outputs are labeled as follows: GPIO Digital output, GPIO Digital input/output direction, GPIO Digital input, GPIO Digital input circuit control, UDP output, USB Full-speed/Low-speed control, UDP input, Differential input, USB/GPIO select, UDM input, UDM output, USB Digital input/output direction, GPIO Digital output, GPIO Digital input/output direction, GPIO Digital input, and GPIO Digital input circuit control.</p>	<p>It is possible to select the USB I/O / GPIO function.</p> <p>When the USB I/O is selected.</p> <ul style="list-style-type: none"> <li>• Full-speed, Low-speed control</li> </ul> <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With Standby mode control</li> </ul>
I	<p>The diagram for Type I illustrates a CMOS output stage. It consists of a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch) connected in a push-pull configuration. A pull-up resistor, labeled 'R', is connected to the output node. The circuit also includes a digital input with hysteresis and control signals for pull-up resistor control and standby mode control.</p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• 5V tolerant</li> <li>• With pull-up resistor control</li> <li>• With Standby mode control</li> <li>• Pull-up resistor : Approximately 33kΩ</li> <li>• <math>I_{OH} = -4mA</math>, <math>I_{OL} = 4mA</math></li> <li>• Available to control PZR registers.</li> <li>• When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off</li> </ul>

## ■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

### 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### • Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### • Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### • Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

##### (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

##### (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

##### (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### • Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

**CAUTION:** The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

(1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.

(2) Be sure that abnormal current flows do not occur during the power-on sequence.

- **Observance of Safety Regulations and Standards**

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

- **Fail-Safe Design**

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

- **Precautions Related to Usage of Devices**

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

**CAUTION:** Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

## 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

- **Lead Insertion Type**

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

- **Surface Mount Type**

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

# MB9A340NA Series

- **Lead-Free Packaging**

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

- **Storage of Semiconductor Devices**

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.  
When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

- **Baking**

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125°C/24 h

- **Static Electricity**

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).  
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

**CAUTION:** Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL.

<http://edevice.fujitsu.com/fj/handling-e.pdf>

## ■ HANDLING DEVICES

### ● Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1  $\mu\text{F}$  be connected as a bypass capacitor between each Power supply pin and GND pin near this device.

### ● Stabilizing supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/ $\mu\text{s}$  when there is a momentary fluctuation on switching the power supply.

### ● Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

### ● Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption.

The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.


- Surface mount type
  - Size : More than 3.2mm  $\times$  1.5mm
  - Load capacitance : Approximately 6pF to 7pF
- Lead type
  - Load capacitance : Approximately 6pF to 7pF



- Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.



- Handling when using Multi-function serial pin as I<sup>2</sup>C pin


If it is using the multi-function serial pin as I<sup>2</sup>C pins, P-ch transistor of digital output is always disabled.

However, I<sup>2</sup>C pins need to keep the electrical characteristic like other pins and not to connect to the external I<sup>2</sup>C bus system with power OFF.

- C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor ( $C_S$ ) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7 $\mu$ F would be recommended for this series.



- Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

# MB9A340NA Series

- Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on : VCC → AVCC → AVRH

Turning off : AVRH → AVCC → VCC

- Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

- Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

- Pull-Up function of 5V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.

# MB9A340NA Series

## ■ BLOCK DIAGRAM



\*1: For the MB9AF341LA/MA, MB9AF342LA/MA, and MB9AF344LA/MA, ETM is not available.

\*2: For the MB9AF341LA, MB9AF342LA and MB9AF344LA, the External Bus Interface is not available. And the Multi-function Serial Interface does not support hardware flow control in these products.


## ■ MEMORY SIZE

See " • Memory size" in "■PRODUCT LINEUP" to confirm the memory size.

# MB9A340NA Series

## MEMORY MAP


- Memory Map (1)



See the next page "●Memory Map (2)" for the memory size details.

# MB9A340NA Series

- Memory Map (2)



Refer to the programming manual for the detail of Flash main area.

- MB9AB40N/A40N/340N/140N/150R, MB9B520M/320M/120M Series Flash Programming Manual

# MB9A340NA Series

## • Peripheral Address Map

Start address	End address	Bus	Peripherals	
0x4000_0000	0x4000_0FFF	AHB	Flash memory I/F register	
0x4000_1000	0x4000_FFFF		Reserved	
0x4001_0000	0x4001_0FFF	APB0	Clock/Reset Control	
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer	
0x4001_2000	0x4001_2FFF		Software Watchdog timer	
0x4001_3000	0x4001_4FFF		Reserved	
0x4001_5000	0x4001_5FFF		Dual Timer	
0x4001_6000	0x4001_FFFF		Reserved	
0x4002_0000	0x4002_4FFF		APB1	Reserved
0x4002_5000	0x4002_5FFF	Base Timer		
0x4002_6000	0x4002_6FFF	Reserved		
0x4002_7000	0x4002_7FFF	A/D Converter		
0x4002_8000	0x4002_DFFF	Reserved		
0x4002_E000	0x4002_EFFF	Built-in CR trimming		
0x4002_F000	0x4002_FFFF	Reserved		
0x4003_0000	0x4003_0FFF	APB2	External Interrupt	
0x4003_1000	0x4003_1FFF		Interrupt Source Check Register	
0x4003_2000	0x4003_2FFF		Reserved	
0x4003_3000	0x4003_3FFF		GPIO	
0x4003_4000	0x4003_4FFF		HDMI-CEC/Remote control Receiver	
0x4003_5000	0x4003_57FF		Low-Voltage Detector	
0x4003_5800	0x4003_5FFF		Deep standby mode Controller	
0x4003_6000	0x4003_6FFF		USB clock generator	
0x4003_7000	0x4003_7FFF		Reserved	
0x4003_8000	0x4003_8FFF		Multi-function serial	
0x4003_9000	0x4003_9FFF		CRC	
0x4003_A000	0x4003_AFFF		Watch Counter	
0x4003_B000	0x4003_BFFF		Real-time clock	
0x4003_C000	0x4003_EFFF		Reserved	
0x4003_F000	0x4003_FFFF		External Bus interface	
0x4004_0000	0x4004_FFFF		AHB	USB ch.0
0x4005_0000	0x4005_FFFF			Reserved
0x4006_0000	0x4006_0FFF	DMAC register		
0x4006_1000	0x41FF_FFFF	Reserved		

## ■ PIN STATUS IN EACH CPU STATE

The terms used for pin status have the following meanings.

- INITX=0  
This is the period when the INITX pin is the "L" level.
- INITX=1  
This is the period when the INITX pin is the "H" level.
- SPL=0  
This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to "0".
- SPL=1  
This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to "1".
- Input enabled  
Indicates that the input function can be used.
- Internal input fixed at "0"  
This is the status that the input function cannot be used. Internal input is fixed at "L".
- Hi-Z  
Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.
- Setting disabled  
Indicates that the setting is disabled.
- Maintain previous state  
Maintains the state that was immediately prior to entering the current mode.  
If a built-in peripheral function is operating, the output follows the peripheral function.  
If the pin is being used as a port, that output is maintained.
- Analog input is enabled  
Indicates that the analog input is enabled.
- Trace output  
Indicates that the trace function can be used.
- GPIO selected  
In Deep standby mode, pins switch to the general-purpose I/O port.

# MB9A340NA Series

## ● List of Pin Status

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	Timer mode, RTC mode, or STOP mode state		Deep standby RTC mode or Deep standby STOP mode state		Return from Deep standby mode state
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable		Power supply stable		Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INITX = 1		INITX = 1		INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
A	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
B	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0" / or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"
C	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
E	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	GPIO selected	Hi-Z / Input enabled	GPIO selected



# MB9A340NA Series

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	Timer mode, RTC mode, or STOP mode state		Deep standby RTC mode or Deep standby STOP mode state		Return from Deep standby mode state
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable		Power supply stable		Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INITX = 1		INITX = 1		INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
F	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
G	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at "0" / or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state / When oscillation stops* <sup>2</sup> , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* <sup>2</sup> , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* <sup>2</sup> , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* <sup>2</sup> , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* <sup>2</sup> , Hi-Z / Internal input fixed at "0"
H	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	USB I/O pin	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Hi-Z at transmission / Input enabled / Internal input fixed at "0" at reception	Hi-Z at transmission / Input enabled / Internal input fixed at "0" at reception	Hi-Z / Input enabled	Hi-Z / Input enabled	Hi-Z / Input enabled

# MB9A340NA Series

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	Timer mode, RTC mode, or STOP mode state		Deep standby RTC mode or Deep standby STOP mode state		Return from Deep standby mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable		Power supply stable		Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INITX = 1		INITX = 1		INITX = 1	
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-	
I	NMIX selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected	
	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled			Hi-Z / Internal input fixed at "0"				
	GPIO selected										
J	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	
	GPIO selected	Setting disabled	Setting disabled	Setting disabled			Hi-Z / Internal input fixed at "0"				GPIO selected Internal input fixed at "0"
K	Resource selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected	
	GPIO selected										
L	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected	
	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled			Hi-Z / Internal input fixed at "0"				
	GPIO selected										
M	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	
	Resource other than above selected		Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	GPIO selected										

# MB9A340NA Series

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	Timer mode, RTC mode, or STOP mode state		Deep standby RTC mode or Deep standby STOP mode state		Return from Deep standby mode state
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable		Power supply stable		Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INITX = 1		INITX = 1		INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
N	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Resource other than above selected						Hi-Z / Internal input fixed at "0"			
GPIO selected	Hi-Z / Internal input fixed at "0"									
O	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled			Hi-Z / Internal input fixed at "0"			
	GPIO selected						Hi-Z / Internal input fixed at "0"			
P	Analog input selected				Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Resource other than above selected						Hi-Z / Internal input fixed at "0"			
GPIO selected	Hi-Z / Internal input fixed at "0"									

# MB9A340NA Series

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	Timer mode, RTC mode, or STOP mode state		Deep standby RTC mode or Deep standby STOP mode state		Return from Deep standby mode state
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable		Power supply stable		Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INITX = 1		INITX = 1		INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
Q	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	External interrupt enabled selected						Maintain previous state			
	Resource other than above selected						Hi-Z / Internal input fixed at "0"			
	GPIO selected						Hi-Z / Internal input fixed at "0"			
R	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected Internal input fixed at "0"
	External interrupt enabled selected						Hi-Z / Internal input fixed at "0"			
	Resource other than above selected						Hi-Z / Internal input fixed at "0"			
	GPIO selected						Hi-Z / Internal input fixed at "0"			
S	CEC enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	GPIO selected									

# MB9A340NA Series

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	Timer mode, RTC mode, or STOP mode state		Deep standby RTC mode or Deep standby STOP mode state		Return from Deep standby mode state
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable		Power supply stable		Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INITX = 1		INITX = 1		INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
T	CEC enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected
	External interrupt enabled selected							GPIO selected	Hi-Z / Internal input fixed at "0"	
	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected	Hi-Z / Internal input fixed at "0"	GPIO selected
	GPIO selected									

\*1 : Oscillation is stopped at Sub timer mode, Low-speed CR timer mode, RTC mode, STOP mode, Deep standby RTC mode, and Deep standby STOP mode.

\*2 : Oscillation is stopped at STOP mode and Deep standby STOP mode.

# MB9A340NA Series

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1, *2	$V_{CC}$	$V_{SS} - 0.5$	$V_{SS} + 4.6$	V	
Analog power supply voltage*1, *3	$AV_{CC}$	$V_{SS} - 0.5$	$V_{SS} + 4.6$	V	
Analog reference voltage*1, *3	$AV_{RH}$	$V_{SS} - 0.5$	$V_{SS} + 4.6$	V	
Input voltage*1	$V_I$	$V_{SS} - 0.5$	$V_{CC} + 0.5$ ( $\leq 4.6V$ )	V	
		$V_{SS} - 0.5$	$V_{SS} + 6.5$	V	5V tolerant
Analog pin input voltage*1	$V_{IA}$	$V_{SS} - 0.5$	$AV_{CC} + 0.5$ ( $\leq 4.6V$ )	V	
Output voltage*1	$V_O$	$V_{SS} - 0.5$	$V_{CC} + 0.5$ ( $\leq 4.6V$ )	V	
"L" level maximum output current*4	$I_{OL}$	-	10	mA	
			39	mA	P81/UDP0 , P80/UDM0 pins
"L" level average output current*5	$I_{OLAV}$	-	4	mA	
			10.5	mA	*7
			27	mA	*8
"L" level total maximum output current	$\sum I_{OL}$	-	100	mA	
"L" level total average output current*6	$\sum I_{OLAV}$	-	50	mA	
"H" level maximum output current*4	$I_{OH}$	-	- 10	mA	
			- 39	mA	P81/UDP0 , P80/UDM0 pins
"H" level average output current*5	$I_{OHAV}$	-	- 4	mA	
			- 12	mA	*7
			- 27	mA	*8
"H" level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
"H" level total average output current*6	$\sum I_{OHAV}$	-	- 50	mA	
Power consumption	$P_D$	-	300	mW	
Storage temperature	$T_{STG}$	- 55	+ 150	°C	

\*1 : These parameters are based on the condition that  $V_{SS} = AV_{SS} = 0V$ .

\*2 :  $V_{CC}$  must not drop below  $V_{SS} - 0.5V$ .

\*3 : Ensure that the voltage does not exceed  $V_{CC} + 0.5 V$ , for example, when the power is turned on.

\*4 : The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

\*5 : The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

\*6 : The total average output current is defined as the average current value flowing through all of corresponding pins for a 100ms.

\*7 : When P81/UDP0 and P80/UDM0 pins are used as GPIO (P81, P80).

\*8 : When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0).

### <WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.

Do not exceed any of these ratings.

## 2. Recommended Operating Conditions

( $V_{SS} = AV_{SS} = 0.0V$ )

Parameter	Symbol	Conditions	Value		Unit	Remarks
			Min	Max		
Power supply voltage	$V_{CC}$	-	1.65	3.6	V	*1
			3.0	3.6		*2
Analog power supply voltage	$AV_{CC}$	-	1.65	3.6	V	$AV_{CC} = V_{CC}$
Analog reference voltage	AVRH	-	2.7	$AV_{CC}$	V	$AV_{CC} \geq 2.7V$
			$AV_{CC}$	$AV_{CC}$	V	$AV_{CC} < 2.7V$
Smoothing capacitor	$C_S$	-	1	10	$\mu F$	For Regulator *3
Operating temperature	$T_a$	-	- 40	+ 85	$^{\circ}C$	

\*1 : When P81/UDP0 and P80/UDM0 pins are used as GPIO (P81, P80).

\*2 : When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0).

\*3 : See "•C Pin" in "■HANDLING DEVICES" for the connection of the smoothing capacitor.

### <WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

# MB9A340NA Series

## 3. DC Characteristics

### (1) Current Rating

( $V_{CC} = AV_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I <sub>CC</sub>	VCC	Normal operation (PLL)	-	15.5	21	mA	CPU : 40 MHz, Peripheral : 40 MHz *1
				-	8.7	12	mA	CPU : 40 MHz, Peripheral : the clock stops NOP operation *1
			Normal operation (built-in high-speed CR)	-	1.8	2.9	mA	CPU/ Peripheral : 4 MHz*2 *1
			Normal operation (sub oscillation)	-	110	680	μA	CPU/ Peripheral : 32 kHz *1
			Normal operation (built-in low-speed CR)	-	125	700	μA	CPU/ Peripheral : 100 kHz *1
	I <sub>CCS</sub>		SLEEP operation (PLL)	-	9	12.5	mA	Peripheral : 40 MHz *1
			SLEEP operation (built-in high-speed CR)	-	0.8	1.6	mA	Peripheral : 4 MHz*2 *1
			SLEEP operation (sub oscillation)	-	96	670	μA	Peripheral : 32 kHz *1
			SLEEP operation (built-in low-speed CR)	-	110	680	μA	Peripheral : 100 kHz *1
	I <sub>CCH</sub>		STOP mode	-	9	28	μA	Ta = + 25°C, When LVD is off *1
				-	-	270	μA	Ta = + 85°C, When LVD is off *1
	I <sub>CCT</sub>		TIMER mode (sub oscillation)	-	12	35	μA	Ta = + 25°C, When LVD is off *1
				-	-	330	μA	Ta = + 85°C, When LVD is off *1
	I <sub>CCR</sub>		RTC mode (sub oscillation)	-	9.8	29	μA	Ta = + 25°C, When LVD is off *1
				-	-	280	μA	Ta = + 85°C, When LVD is off *1



# MB9A340NA Series

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I <sub>CCHD</sub>	VCC	Deep Standby STOP mode	-	1.25	7	μA	Ta = + 25°C, When LVD is off, RAM hold off *1, *3
				-	5.3	18	μA	Ta = + 25°C, When LVD is off, RAM hold on *1, *3
				-	-	70	μA	Ta = + 85°C, When LVD is off, RAM hold off *1, *3
				-	-	100	μA	Ta = + 85°C, When LVD is off, RAM hold on *1, *3
	I <sub>CCRD</sub>		Deep Standby RTC mode (sub oscillation)	-	1.9	9	μA	Ta = + 25°C, When LVD is off, RAM hold off *1, *3
				-	5.9	20	μA	Ta = + 25°C, When LVD is off, RAM hold on *1, *3
				-	-	75	μA	Ta = + 85°C, When LVD is off, RAM hold off *1, *3
				-	-	105	μA	Ta = + 85°C, When LVD is off, RAM hold on *1, *3
Low-voltage detection circuit (LVD) power supply current	I <sub>CCLVD</sub>	At operation	-	0.13	0.3	μA	For occurrence of reset	
			-	0.13	0.3	μA	For occurrence of interrupt	
Flash memory write/erase current	I <sub>CCFLASH</sub>	At Write/Erase	-	9.5	11.2	mA	*4	

\*1: When all ports are fixed.

\*2: When setting it to 4 MHz by trimming.

\*3: RAM hold setting is on-chip SRAM only.

\*4: The current at which to write or erase Flash memory, "I<sub>CCFLASH</sub>" is added to "I<sub>CC</sub>".

# MB9A340NA Series

## (2) Pin Characteristics

( $V_{CC} = AV_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage (hysteresis input)	$V_{IHS}$	CMOS hysteresis input pin, MD0, MD1	$V_{CC} \geq 2.7V$	$V_{CC} \times 0.8$	-	$V_{CC} + 0.3$	V	
			$V_{CC} < 2.7V$	$V_{CC} \times 0.7$				
		5V tolerant input pin	$V_{CC} \geq 2.7V$	$V_{CC} \times 0.8$	-	$V_{SS} + 5.5$	V	
			$V_{CC} < 2.7V$	$V_{CC} \times 0.7$				
"L" level input voltage (hysteresis input)	$V_{ILS}$	CMOS hysteresis input pin, MD0, MD1	$V_{CC} \geq 2.7V$	$V_{SS} - 0.3$	-	$V_{CC} \times 0.2$	V	
			$V_{CC} < 2.7V$			$V_{CC} \times 0.3$		
		5V tolerant input pin	$V_{CC} \geq 2.7V$	$V_{SS} - 0.3$	-	$V_{CC} \times 0.2$	V	
			$V_{CC} < 2.7V$			$V_{CC} \times 0.3$		
"H" level output voltage	$V_{OH}$	4mA type	$V_{CC} \geq 2.7V$ , $I_{OH} = -4mA$	$V_{CC} - 0.5$	-	$V_{CC}$	V	
			$V_{CC} < 2.7V$ , $I_{OH} = -2mA$	$V_{CC} - 0.45$				
		The pin doubled as USB I/O	$V_{CC} \geq 2.7V$ , $I_{OH} = -12mA$	$V_{CC} - 0.4$	-	$V_{CC}$	V	
			$V_{CC} < 2.7V$ , $I_{OH} = -6.5mA$					
"L" level output voltage	$V_{OL}$	4mA type	$V_{CC} \geq 2.7V$ , $I_{OL} = 4mA$	$V_{SS}$	-	0.4	V	
			$V_{CC} < 2.7V$ , $I_{OL} = 2mA$					
		The pin doubled as USB I/O	$V_{CC} \geq 2.7V$ , $I_{OL} = 10.5mA$	$V_{SS}$	-	0.4	V	
			$V_{CC} < 2.7V$ , $I_{OL} = 5mA$					
Input leak current	$I_{IL}$	-	-	-5	-	+5	$\mu A$	
Pull-up resistor value	$R_{PU}$	Pull-up pin	$V_{CC} \geq 2.7V$	21	33	66	k $\Omega$	
			$V_{CC} < 2.7V$	-	-	134		
Input capacitance	$C_{IN}$	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	

# MB9A340NA Series

## 4. AC Characteristics


### (1) Main Clock Input Characteristics

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input frequency	$F_{CH}$	X0, X1	$V_{CC} \geq 2.7V$	4	48	MHz	When crystal oscillator is connected
			$V_{CC} < 2.7V$	4	20		
			-	4	48	MHz	When using external clock
Input clock cycle	$t_{CYLH}$	-	-	20.83	250	ns	When using external clock
Input clock pulse width	-	-	$P_{WH}/t_{CYLH}$ , $P_{WL}/t_{CYLH}$	45	55	%	When using external clock
Input clock rising time and falling time	$t_{CF}$ , $t_{CR}$	-	-	-	5	ns	When using external clock
Internal operating clock* <sup>1</sup> frequency	$F_{CM}$	-	-	-	40	MHz	Master clock
	$F_{CC}$	-	-	-	40	MHz	Base clock (HCLK/FCLK)
	$F_{CP0}$	-	-	-	40	MHz	APB0 bus clock* <sup>2</sup>
	$F_{CP1}$	-	-	-	40	MHz	APB1 bus clock* <sup>2</sup>
	$F_{CP2}$	-	-	-	40	MHz	APB2 bus clock* <sup>2</sup>
Internal operating clock* <sup>1</sup> cycle time	$t_{CYCC}$	-	-	25	-	ns	Base clock (HCLK/FCLK)
	$t_{CYCP0}$	-	-	25	-	ns	APB0 bus clock* <sup>2</sup>
	$t_{CYCP1}$	-	-	25	-	ns	APB1 bus clock* <sup>2</sup>
	$t_{CYCP2}$	-	-	25	-	ns	APB2 bus clock* <sup>2</sup>

\*1: For more information about each internal operating clock, see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

\*2: For about each APB bus which each peripheral is connected to, see "■ BLOCK DIAGRAM" in this data sheet.




# MB9A340NA Series

## (2) Sub Clock Input Characteristics

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input frequency	$F_{CL}$	X0A, X1A	-	-	32.768	-	kHz	When crystal oscillator is connected
			-	32	-	100		kHz
Input clock cycle	$t_{CYLL}$		-	10	-	31.25	$\mu s$	When using external clock
Input clock pulse width	-		$P_{WH}/t_{CYLL}$ , $P_{WL}/t_{CYLL}$	45	-	55	%	When using external clock



## (3) Built-in CR Oscillation Characteristics

- Built-in high-speed CR

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	$F_{CRH}$	$T_a = +25^{\circ}C$ $V_{CC} \geq 2.7V$	3.96	4	4.04	MHz	When trimming*1
		$T_a = +25^{\circ}C$ $V_{CC} < 2.7V$	3.9	4	4.1		
		$T_a = -40^{\circ}C$ to $+85^{\circ}C$	3.84	4	4.16		
		$T_a = -40^{\circ}C$ to $+85^{\circ}C$	2.8	4	5.2		When not trimming
Frequency stabilization time	$t_{CRWT}$	-	-	-	30	$\mu s$	*2

\*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

\*2: This is the time to stabilize the frequency of high-speed CR clock after setting trimming value.

This period is able to use high-speed CR clock as source clock.

- Built-in low-speed CR

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	$F_{CRL}$	-	50	100	150	kHz	

# MB9A340NA Series

(4-1) Operating Conditions of Main and USB PLL (In the case of using main clock for input of PLL)  
( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	$t_{LOCK}$	100	-	-	$\mu s$	
PLL input clock frequency	$F_{PLLI}$	4	-	16	MHz	
PLL multiple rate	-	5	-	37	multiple	
PLL macro oscillation clock frequency	$F_{PLLO}$	75	-	150	MHz	
Main PLL clock frequency* <sup>2</sup>	$F_{CLKPLL}$	-	-	40	MHz	
USB clock frequency* <sup>3</sup>	$F_{CLKSPLL}$	-	-	48	MHz	After the M frequency division

\*1: Time from when the PLL starts operating until the oscillation stabilizes.

\*2: For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

\*3: For more information about USB clock, see "Chapter: USB Clock Generation" in "FM3 Family PERIPHERAL MANUAL Communication Macro Part".

(4-2) Operating Conditions of Main PLL (In the case of using the built-in high-speed CR for the input clock of the main PLL)

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	$t_{LOCK}$	100	-	-	$\mu s$	
PLL input clock frequency	$F_{PLLI}$	3.8	4	4.2	MHz	
PLL multiple rate	-	19	-	35	multiple	
PLL macro oscillation clock frequency	$F_{PLLO}$	72	-	150	MHz	
Main PLL clock frequency* <sup>2</sup>	$F_{CLKPLL}$	-	-	40	MHz	

\*1: Time from when the PLL starts operating until the oscillation stabilizes.

\*2: For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

Note: Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency has been trimmed.

# MB9A340NA Series

## (5) Reset Input Characteristics


( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	$t_{INITX}$	INITX	-	500	-	ns	

## (6) Power-on Reset Timing

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Power supply rising time	$T_r$	VCC	0	-	ms	
Power supply shut down time	$T_{off}$		1	-	ms	



## (7) External Bus Timing


- External bus clock output characteristics

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Output frequency	$t_{CYCLE}$	MCLKOUT*	$V_{CC} \geq 2.7V$	-	40	MHz
			$V_{CC} < 2.7V$	-	20	MHz

\*: The external bus clock output (MCLKOUT) is a divided clock of HCLK.


For more information about setting of clock divider, see "Chapter: External Bus Interface" in "FM3 Family PERIPHERAL MANUAL".



- External bus signal input/output characteristics

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	$V_{IH}$	-	$0.8 \times V_{CC}$	V	
	$V_{IL}$		$0.2 \times V_{CC}$	V	
Signal output characteristics	$V_{OH}$	-	$0.8 \times V_{CC}$	V	
	$V_{OL}$		$0.2 \times V_{CC}$	V	



# MB9A340NA Series


- Separate Bus Access Asynchronous SRAM Mode

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
MOEX Min pulse width	$t_{OE\bar{W}}$	MOEX	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	MCLK $\times$ n-3	-	ns
MCSX $\downarrow \rightarrow$ Address output delay time	$t_{CSL-AV}$	MCSX[7:0], MAD[24:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	-9 -12	+9 +12	ns
MOEX $\uparrow \rightarrow$ Address hold time	$t_{OE\bar{H}-AX}$	MOEX, MAD[24:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	0	MCLK $\times$ m+9 MCLK $\times$ m+12	ns
MCSX $\downarrow \rightarrow$ MOEX $\downarrow$ delay time	$t_{CSL-OEL}$	MOEX, MCSX[7:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	MCLK $\times$ m-9 MCLK $\times$ m-12	MCLK $\times$ m+9 MCLK $\times$ m+12	ns
MOEX $\uparrow \rightarrow$ MCSX $\uparrow$ time	$t_{OE\bar{H}-CSH}$		$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	0	MCLK $\times$ m+9 MCLK $\times$ m+12	ns
MCSX $\downarrow \rightarrow$ MDQM $\downarrow$ delay time	$t_{CSL-RDQML}$	MCSX, MDQM[1:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	MCLK $\times$ m-9 MCLK $\times$ m-12	MCLK $\times$ m+9 MCLK $\times$ m+12	ns
Data set up $\rightarrow$ MOEX $\uparrow$ time	$t_{DS-OE}$	MOEX, MADATA[15:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	30 38	- -	ns
MOEX $\uparrow \rightarrow$ Data hold time	$t_{DH-OE}$	MOEX, MADATA[15:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	0	-	ns
MWEX Min pulse width	$t_{WE\bar{W}}$	MWEX	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	MCLK $\times$ n-3	-	ns
MWEX $\uparrow \rightarrow$ Address output delay time	$t_{WE\bar{H}-AX}$	MWEX, MAD[24:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	0	MCLK $\times$ m+9 MCLK $\times$ m+12	ns
MCSX $\downarrow \rightarrow$ MWEX $\downarrow$ delay time	$t_{CSL-WEL}$	MWEX, MCSX[7:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	MCLK $\times$ n-9 MCLK $\times$ n-12	MCLK $\times$ n+9 MCLK $\times$ n+12	ns
MWEX $\uparrow \rightarrow$ MCSX $\uparrow$ delay time	$t_{WE\bar{H}-CSH}$		$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	0	MCLK $\times$ m+9 MCLK $\times$ m+12	ns
MCSX $\downarrow \rightarrow$ MDQM $\downarrow$ delay time	$t_{CSL-WDQML}$	MCSX, MDQM[1:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	MCLK $\times$ n-9 MCLK $\times$ n-12	MCLK $\times$ n+9 MCLK $\times$ n+12	ns
MWEX $\downarrow \rightarrow$ Data output time	$t_{CSL-DV}$	MCSX, MADATA[15:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	MCLK-9 MCLK-12	MCLK+9 MCLK+12	ns
MWEX $\uparrow \rightarrow$ Data hold time	$t_{WE\bar{H}-DX}$	MWEX, MADATA[15:0]	$V_{CC} \geq 2.7V$ $V_{CC} < 2.7V$	0	MCLK $\times$ m+9 MCLK $\times$ m+12	ns

Note: When the external load capacitance  $C_L = 30pF$ . (m = 0 to 15, n = 1 to 16)






# MB9A340NA Series

- Separate Bus Access Synchronous SRAM Mode

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Address delay time	$t_{AV}$	MCLK, MAD[24:0]	$V_{CC} \geq 2.7V$	1	12	ns
			$V_{CC} < 2.7V$		13	
MCSX delay time	$t_{CSL}$	MCLK, MCSX[7:0]	$V_{CC} \geq 2.7V$	1	12	ns
			$V_{CC} < 2.7V$			
	$t_{CSH}$		$V_{CC} \geq 2.7V$	1	12	ns
			$V_{CC} < 2.7V$			
MOEX delay time	$t_{REL}$	MCLK, MOEX	$V_{CC} \geq 2.7V$	1	9	ns
			$V_{CC} < 2.7V$		12	
	$t_{REH}$		$V_{CC} \geq 2.7V$	1	9	ns
			$V_{CC} < 2.7V$		12	
Data set up → MCLK ↑ time	$t_{DS}$	MCLK, MADATA[15:0]	$V_{CC} \geq 2.7V$	24	-	ns
			$V_{CC} < 2.7V$	37		
MCLK ↑ → Data hold time	$t_{DH}$	MCLK, MADATA[15:0]	$V_{CC} \geq 2.7V$	0	-	ns
			$V_{CC} < 2.7V$			
MWEX delay time	$t_{WEL}$	MCLK, MWEX	$V_{CC} \geq 2.7V$	1	9	ns
			$V_{CC} < 2.7V$		12	
	$t_{WEH}$		$V_{CC} \geq 2.7V$	1	9	ns
			$V_{CC} < 2.7V$		12	
MDQM[1:0] delay time	$t_{DQML}$	MCLK, MDQM[1:0]	$V_{CC} \geq 2.7V$	1	9	ns
			$V_{CC} < 2.7V$		12	
	$t_{DQMH}$		$V_{CC} \geq 2.7V$	1	9	ns
			$V_{CC} < 2.7V$		12	
MCLK ↑ → Data output time	$t_{ODS}$	MCLK, MADATA[15:0]	$V_{CC} \geq 2.7V$	MCLK + 1	MCLK + 18	ns
			$V_{CC} < 2.7V$		MCLK + 24	
MCLK ↑ → Data hold time	$t_{OD}$	MCLK, MADATA[15:0]	$V_{CC} \geq 2.7V$	1	18	ns
			$V_{CC} < 2.7V$		24	

Note: When the external load capacitance  $C_L = 30pF$ .




# MB9A340NA Series

- Multiplexed Bus Access Asynchronous SRAM Mode

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Multiplexed address delay time	$t_{ALE-CHMADV}$	MALE, MADATA[15:0]	$V_{CC} \geq 2.7V$	-2	+10	ns
			$V_{CC} < 2.7V$		+20	
Multiplexed address hold time	$t_{CHMADH}$	MALE, MADATA[15:0]	$V_{CC} \geq 2.7V$	$MCLK \times n + 0$	$MCLK \times n + 10$	ns
			$V_{CC} < 2.7V$	$MCLK \times n + 0$	$MCLK \times n + 20$	

Note: When the external load capacitance  $C_L = 30pF$ . ( $m = 0$  to  $15$ ,  $n = 1$  to  $16$ )




# MB9A340NA Series

- Multiplexed Bus Access Synchronous SRAM Mode

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
MALE delay time	$t_{CHAL}$	MCLK, ALE	$V_{CC} \geq 2.7V$	1	9	ns	
			$V_{CC} < 2.7V$		12		
	$t_{CHAH}$		$V_{CC} \geq 2.7V$	1	9	ns	
			$V_{CC} < 2.7V$		12		
MCLK $\uparrow \rightarrow$ Multiplexed Address delay time	$t_{CHMADV}$	MCLK, MADATA[15:0]	$V_{CC} \geq 2.7V$	1	$t_{OD}$	ns	
			$V_{CC} < 2.7V$				
MCLK $\uparrow \rightarrow$ Multiplexed Data output time	$t_{CHMADX}$		$V_{CC} \geq 2.7V$	1	$t_{OD}$	ns	
			$V_{CC} < 2.7V$				

Note: When the external load capacitance  $C_L = 30pF$ .




# MB9A340NA Series

- External Ready Input Timing


( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
MCLK $\uparrow$ MRDY input setup time	$t_{RDYI}$	MCLK, MRDY	$V_{CC} \geq 2.7V$	23	-	ns	
			$V_{CC} < 2.7V$	37			

When RDY is input



When RDY is released




# MB9A340NA Series

## (8) Base Timer Input Timing

- Timer input timing

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$ , $t_{TIWL}$	TIOAn/TIOBn (when using as ECK, TIN)	-	$2t_{CYCP}$	-	ns	



- Trigger input timing

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$ , $t_{TRGL}$	TIOAn/TIOBn (when using as TGIN)	-	$2t_{CYCP}$	-	ns	



Note:  $t_{CYCP}$  indicates the APB bus clock cycle time.

About the APB bus number which Base Timer is connected to, see "■BLOCK DIAGRAM" in this data sheet.

## (9) CSIO Timing



- Synchronous serial (SPI = 0, SCINV = 0)

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	$V_{CC} < 2.7V$		$V_{CC} \geq 2.7V$		Unit
				Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK <sub>X</sub>	Internal shift clock operation	$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$	SCK <sub>X</sub> , SOT <sub>X</sub>		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↑ setup time	$t_{IVSHI}$	SCK <sub>X</sub> , SIN <sub>X</sub>		50	-	36	-	ns
SCK ↑ → SIN hold time	$t_{SHIXI}$	SCK <sub>X</sub> , SIN <sub>X</sub>		0	-	0	-	ns
Serial clock "L" pulse width	$t_{SLSH}$	SCK <sub>X</sub>	External shift clock operation	$2t_{CYCP} - 10$	-	$2t_{CYCP} - 10$	-	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCK <sub>X</sub>		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns
SCK ↓ → SOT delay time	$t_{SLOVE}$	SCK <sub>X</sub> , SOT <sub>X</sub>		-	50	-	33	ns
SIN → SCK ↑ setup time	$t_{IVSHE}$	SCK <sub>X</sub> , SIN <sub>X</sub>		10	-	10	-	ns
SCK ↑ → SIN hold time	$t_{SHIXE}$	SCK <sub>X</sub> , SIN <sub>X</sub>		20	-	20	-	ns
SCK falling time	tF	SCK <sub>X</sub>		-	5	-	5	ns
SCK rising time	tR	SCK <sub>X</sub>		-	5	-	5	ns

- Notes:
- The above characteristics apply to CLK synchronous mode.
  - $t_{CYCP}$  indicates the APB bus clock cycle time.  
About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
  - These characteristics only guarantee the same relocate port number.  
For example, the combination of SCLK<sub>X\_0</sub> and SOT<sub>X\_1</sub> is not guaranteed.
  - When the external load capacitance  $C_L = 30pF$ .

# MB9A340NA Series





# MB9A340NA Series



- Synchronous serial (SPI = 0, SCINV = 1)

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	$V_{CC} < 2.7V$		$V_{CC} \geq 2.7V$		Unit
				Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK <sub>X</sub>	Internal shift clock operation	$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
SCK ↑ → SOT delay time	$t_{SHOVI}$	SCK <sub>X</sub> , SOT <sub>X</sub>		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↓ setup time	$t_{IVSLI}$	SCK <sub>X</sub> , SIN <sub>X</sub>		50	-	36	-	ns
SCK ↓ → SIN hold time	$t_{SLIXI}$	SCK <sub>X</sub> , SIN <sub>X</sub>		0	-	0	-	ns
Serial clock "L" pulse width	$t_{SLSH}$	SCK <sub>X</sub>	External shift clock operation	$2t_{CYCP} - 10$	-	$2t_{CYCP} - 10$	-	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCK <sub>X</sub>		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns
SCK ↑ → SOT delay time	$t_{SHOVE}$	SCK <sub>X</sub> , SOT <sub>X</sub>		-	50	-	33	ns
SIN → SCK ↓ setup time	$t_{IVSLE}$	SCK <sub>X</sub> , SIN <sub>X</sub>		10	-	10	-	ns
SCK ↓ → SIN hold time	$t_{SLIXE}$	SCK <sub>X</sub> , SIN <sub>X</sub>		20	-	20	-	ns
SCK falling time	$t_F$	SCK <sub>X</sub>		-	5	-	5	ns
SCK rising time	$t_R$	SCK <sub>X</sub>		-	5	-	5	ns

- Notes:
- The above characteristics apply to CLK synchronous mode.
  - $t_{CYCP}$  indicates the APB bus clock cycle time.
  - About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
  - These characteristics only guarantee the same relocate port number. For example, the combination of SCLK<sub>X\_0</sub> and SOT<sub>X\_1</sub> is not guaranteed.
  - When the external load capacitance  $C_L = 30pF$ .

# MB9A340NA Series



# MB9A340NA Series



- Synchronous serial (SPI = 1, SCINV = 0)

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	$V_{CC} < 2.7V$		$V_{CC} \geq 2.7V$		Unit
				Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK <sub>X</sub>	Internal shift clock operation	$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
SCK ↑ → SOT delay time	$t_{SHOVI}$	SCK <sub>X</sub> , SOT <sub>X</sub>		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↓ setup time	$t_{IVSLI}$	SCK <sub>X</sub> , SIN <sub>X</sub>		50	-	36	-	ns
SCK ↓ → SIN hold time	$t_{SLIXI}$	SCK <sub>X</sub> , SIN <sub>X</sub>		0	-	0	-	ns
SOT → SCK ↓ delay time	$t_{SOVLI}$	SCK <sub>X</sub> , SOT <sub>X</sub>		$2t_{CYCP} - 34$	-	$2t_{CYCP} - 34$	-	ns
Serial clock "L" pulse width	$t_{SLSH}$	SCK <sub>X</sub>		$2t_{CYCP} - 10$	-	$2t_{CYCP} - 10$	-	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCK <sub>X</sub>	$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns	
SCK ↑ → SOT delay time	$t_{SHOVE}$	SCK <sub>X</sub> , SOT <sub>X</sub>	External shift clock operation	-	50	-	33	ns
SIN → SCK ↓ setup time	$t_{IVSLE}$	SCK <sub>X</sub> , SIN <sub>X</sub>		10	-	10	-	ns
SCK ↓ → SIN hold time	$t_{SLIXE}$	SCK <sub>X</sub> , SIN <sub>X</sub>		20	-	20	-	ns
SCK falling time	$t_F$	SCK <sub>X</sub>		-	5	-	5	ns
SCK rising time	$t_R$	SCK <sub>X</sub>		-	5	-	5	ns

- Notes:
- The above characteristics apply to CLK synchronous mode.
  - $t_{CYCP}$  indicates the APB bus clock cycle time.
  - About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
  - These characteristics only guarantee the same relocate port number.  
For example, the combination of SCLK<sub>X\_0</sub> and SOT<sub>X\_1</sub> is not guaranteed.
  - When the external load capacitance  $C_L = 30pF$ .

# MB9A340NA Series



# MB9A340NA Series



- Synchronous serial (SPI = 1, SCINV = 1)

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	$V_{CC} < 2.7V$		$V_{CC} \geq 2.7V$		Unit
				Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK <sub>X</sub>	Internal shift clock operation	$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$	SCK <sub>X</sub> , SOT <sub>X</sub>		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↑ setup time	$t_{IVSHI}$	SCK <sub>X</sub> , SIN <sub>X</sub>		50	-	36	-	ns
SCK ↑ → SIN hold time	$t_{SHIXI}$	SCK <sub>X</sub> , SIN <sub>X</sub>		0	-	0	-	ns
SOT → SCK ↑ delay time	$t_{SOVHI}$	SCK <sub>X</sub> , SOT <sub>X</sub>		$2t_{CYCP} - 34$	-	$2t_{CYCP} - 34$	-	ns
Serial clock "L" pulse width	$t_{SLSH}$	SCK <sub>X</sub>	External shift clock operation	$2t_{CYCP} - 10$	-	$2t_{CYCP} - 10$	-	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCK <sub>X</sub>		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns
SCK ↓ → SOT delay time	$t_{SLOVE}$	SCK <sub>X</sub> , SOT <sub>X</sub>		-	50	-	33	ns
SIN → SCK ↑ setup time	$t_{IVSHE}$	SCK <sub>X</sub> , SIN <sub>X</sub>		10	-	10	-	ns
SCK ↑ → SIN hold time	$t_{SHIXE}$	SCK <sub>X</sub> , SIN <sub>X</sub>		20	-	20	-	ns
SCK falling time	tF	SCK <sub>X</sub>		-	5	-	5	ns
SCK rising time	tR	SCK <sub>X</sub>		-	5	-	5	ns

- Notes:
- The above characteristics apply to CLK synchronous mode.
  - $t_{CYCP}$  indicates the APB bus clock cycle time.
  - About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
  - These characteristics only guarantee the same relocate port number.  
For example, the combination of SCLK<sub>X\_0</sub> and SOT<sub>X\_1</sub> is not guaranteed.
  - When the external load capacitance  $C_L = 30pF$ .


# MB9A340NA Series



- External clock (EXT = 1) : asynchronous only

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Conditions	Value		Unit	Remarks
			Min	Max		
Serial clock "L" pulse width	$t_{SLSH}$	$C_L = 30pF$	$t_{CYCP} + 10$	-	ns	
Serial clock "H" pulse width	$t_{SHSL}$		$t_{CYCP} + 10$	-	ns	
SCK falling time	$t_F$		-	5	ns	
SCK rising time	$t_R$		-	5	ns	



## (10) External Input Timing

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{INH}$ , $t_{INL}$	ADTG	-	$2t_{CYCP}^{*1}$	-	ns	A/D converter trigger input
		INT00 to INT15, NMIX	-	$2t_{CYCP} + 100^{*1}$	-	ns	External interrupt, NMI
				$500^{*2}$	-	ns	
		WKUPx	-	$600^{*3}$	-	ns	Deep standby wake up

\*1 :  $t_{CYCP}$  indicates the APB bus clock cycle time except stop when in stop mode, in timer mode.

About the APB bus number which the Multi-function Timer is connected to, see "■BLOCK DIAGRAM" in this data sheet.

\*2 : When in stop mode, in timer mode.

\*3 : When in deep standby RTC mode, in deep standby stop mode.



# MB9A340NA Series

## (11) I<sup>2</sup>C Timing

(V<sub>CC</sub> = 1.65V to 3.6V, V<sub>SS</sub> = 0V, T<sub>a</sub> = -40°C to +85°C)

Parameter	Symbol	Conditions	Typical mode		High-speed mode		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	F <sub>SCL</sub>		0	100	0	400	kHz	
(Repeated) START condition hold time SDA ↓ → SCL ↓	t <sub>HDSTA</sub>	C <sub>L</sub> = 30pF, R = (V <sub>p</sub> /I <sub>OL</sub> )* <sup>1</sup>	4.0	-	0.6	-	μs	
SCL clock "L" width	t <sub>LOW</sub>		4.7	-	1.3	-	μs	
SCL clock "H" width	t <sub>HIGH</sub>		4.0	-	0.6	-	μs	
(Repeated) START condition setup time SCL ↑ → SDA ↓	t <sub>SUSTA</sub>		4.7	-	0.6	-	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>		0	3.45* <sup>2</sup>	0	0.9* <sup>3</sup>	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>		250	-	100	-	ns	
STOP condition setup time SCL ↑ → SDA ↑	t <sub>SUSTO</sub>		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t <sub>BUF</sub>		4.7	-	1.3	-	μs	
Noise filter	t <sub>SP</sub>		-	2 t <sub>CYCP</sub> * <sup>4</sup>	-	2 t <sub>CYCP</sub> * <sup>4</sup>	-	ns

\*1: R and C represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively.

V<sub>p</sub> indicates the power supply voltage of the pull-up resistor and I<sub>OL</sub> indicates V<sub>OL</sub> guaranteed current.

\*2: The maximum t<sub>HDDAT</sub> must satisfy that it does not extend at least "L" period (t<sub>LOW</sub>) of device's SCL signal.


\*3: A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns".

\*4: t<sub>CYCP</sub> is the APB bus clock cycle time.

About the APB bus number that I<sup>2</sup>C is connected to, see "■BLOCK DIAGRAM" in this data sheet.

To use standard mode, set the APB bus clock at 2MHz or more.

To use high-speed mode, set the APB bus clock at 8MHz or more.






## (12) ETM Timing

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Data hold	$t_{ETMH}$	TRACECLK, TRACED[3:0]	$V_{CC} \geq 2.7V$	2	9	ns	
			$V_{CC} < 2.7V$	2	15		
TRACECLK frequency	$1/t_{TRACE}$	TRACECLK	$V_{CC} \geq 2.7V$	-	40	MHz	
			$V_{CC} < 2.7V$	-	20	MHz	
TRACECLK clock cycle	$t_{TRACE}$	TRACECLK	$V_{CC} \geq 2.7V$	25	-	ns	
			$V_{CC} < 2.7V$	50	-	ns	

Note: When the external load capacitance  $C_L = 30pF$ .




# MB9A340NA Series

## (13) JTAG Timing

( $V_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
TMS, TDI setup time	$t_{JTAGS}$	TCK, TMS, TDI	$V_{CC} \geq 2.7V$	15	-	ns	
			$V_{CC} < 2.7V$				
TMS, TDI hold time	$t_{JTAGH}$	TCK, TMS, TDI	$V_{CC} \geq 2.7V$	15	-	ns	
			$V_{CC} < 2.7V$				
TDO delay time	$t_{JTAGD}$	TCK, TDO	$V_{CC} \geq 2.7V$	-	25	ns	
			$V_{CC} < 2.7V$	-	45		

Note: When the external load capacitance  $C_L = 30pF$ .



## 5. 12-bit A/D Converter

- Electrical characteristics for the A/D converter (Preliminary value)

( $V_{CC} = AV_{CC} = 1.65V$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	- 4.5	-	+ 4.5	LSB	
Differential Nonlinearity	-	-	- 2.5	-	+ 2.5	LSB	
Zero transition voltage	$V_{ZT}$	AN00 to AN23	- 15	-	+ 15	mV	
Full-scale transition voltage	$V_{FST}$	AN00 to AN23	$AVRH - 15$	-	$AVRH + 15$	mV	
Conversion time	-	-	$2.0^{*1}$	-	-	$\mu s$	$AV_{CC} \geq 2.7V$
Sampling time	$T_s$	-	*2	-	10	$\mu s$	$AV_{CC} \geq 2.7V$
			*2	-			$1.8V \leq AV_{CC} < 2.7V$
			*2	-			$1.65V \leq AV_{CC} < 1.8V$
Compare clock cycle* <sup>3</sup>	$T_{cck}$	-	100	-	1000	ns	$AV_{CC} \geq 2.7V$
			200				$1.8V \leq AV_{CC} < 2.7V$
			500				$1.65V \leq AV_{CC} < 1.8V$
State transition time to operation permission	$T_{stt}$	-	1	-	-	$\mu s$	
Power supply current (analog + digital)	-	$AV_{CC}$	-	0.27	0.42	mA	A/D 1unit operation
			-	0.03	10	$\mu A$	When A/D stops
Reference power supply current (between $AVRH$ to $AVSS$ )	-	$AVRH$	-	0.72	1.29	mA	A/D 1unit operation $AVRH=3.6V$
			-	0.02	2.6	$\mu A$	When A/D stops
Analog input capacity	$C_{AIN}$	-	-	-	9.4	pF	
Analog input resistor	$R_{AIN}$	-	-	-	2.2	k $\Omega$	$AV_{CC} \geq 2.7V$
					5.5		$1.8V \leq AV_{CC} < 2.7V$
					10.5		$1.65V \leq AV_{CC} < 1.8V$
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input current	-	AN00 to AN23	-	-	5	$\mu A$	
Analog input voltage	-	AN00 to AN23	$AV_{SS}$	-	$AVRH$	V	
Reference voltage	-	$AVRH$	2.7	-	$AV_{CC}$	V	$AV_{CC} \geq 2.7V$
			$AV_{CC}$				$AV_{CC} < 2.7V$

\*1: The conversion time is the value of sampling time ( $T_s$ ) + compare time ( $T_c$ ).

The condition of the minimum conversion time is when, the value of sampling time: 600ns, the value of compare time: 1400ns ( $AV_{CC} \geq 2.7V$ ).

Ensure that it satisfies the value of the sampling time ( $T_s$ ) and compare clock cycle ( $T_{cck}$ ).

For setting\*<sup>4</sup> of the sampling time and compare clock cycle, see "Chapter: A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Port".

The A/D Converter register is set at the peripheral clock timing. The sampling clock and compare clock are set at Base clock (HCLK).

\*2: A necessary sampling time changes by external impedance.

Ensure that it sets the sampling time to satisfy (Equation 1).


\*3: The compare time ( $T_c$ ) is the value of (Equation 2).

\*4: The register setting of the A/D Converter is set at the timing of the APB bus clock.

The sampling clock and compare clock are set in base clock (HCLK).

About the APB bus number which the A/D Converter is connected to, see "■BLOCK DIAGRAM" in this data sheet.

# MB9A340NA Series



$$\text{(Equation 1) } T_s \geq (R_{AIN} + R_{ext}) \times C_{AIN} \times 9$$

$T_s$  : Sampling time[ns]

$R_{AIN}$  : input resistor of A/D[k $\Omega$ ] = 2.2k $\Omega$  at 2.7V  $\leq$  AVCC  $\leq$  3.6V

input resistor of A/D[k $\Omega$ ] = 5.5k $\Omega$  at 1.8V  $\leq$  AVCC  $\leq$  2.7V

input resistor of A/D[k $\Omega$ ] = 10.5k $\Omega$  at 1.65V  $\leq$  AVCC  $\leq$  1.8V

$C_{AIN}$  : input capacity of A/D[pF] = 9.4pF at 1.65V  $\leq$  AVCC  $\leq$  3.6V

$R_{ext}$  : Output impedance of external circuit[k $\Omega$ ]


$$\text{(Equation 2) } T_c = T_{cck} \times 14$$

$T_c$  : Compare time

$T_{cck}$  : Compare clock cycle

• Definition of 12-bit A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Integral Nonlinearity : Deviation of the line between the zero-transition point (0b000000000000 ←→ 0b000000000001) and the full-scale transition point (0b111111111110 ←→ 0b111111111111) from the actual conversion characteristics.
- Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



# MB9A340NA Series

## 6. USB Characteristics

( $V_{CC} = 3.0V$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input characteristics	Input "H" level voltage	$V_{IH}$	-	2.0	$V_{CC} + 0.3$	V	*1
	Input "L" level voltage	$V_{IL}$	-	$V_{SS} - 0.3$	0.8	V	*1
	Differential input sensitivity	$V_{DI}$	-	0.2	-	V	*2
	Different common mode range	$V_{CM}$	-	0.8	2.5	V	*2
Output characteristics	Output "H" level voltage	$V_{OH}$	External pull-down resistor = $15k\Omega$	2.8	3.6	V	*3
	Output "L" level voltage	$V_{OL}$	External pull-up resistor = $1.5k\Omega$	0	0.3	V	*3
	Crossover voltage	$V_{CRS}$	-	1.3	2.0	V	*4
	Rising time	$t_{FR}$	Full-Speed	4	20	ns	*5
	Falling time	$t_{FF}$	Full-Speed	4	20	ns	*5
	Rising / Falling time matching	$t_{FRFM}$	Full-Speed	90	111.11	%	*5
	Output impedance	$Z_{DRV}$	Full-Speed	28	44	$\Omega$	*6
	Rising time	$t_{LR}$	Low-Speed	75	300	ns	*7
	Falling time	$t_{LF}$	Low-Speed	75	300	ns	*7
	Rising / Falling time matching	$t_{LRFM}$	Low-Speed	80	125	%	*7


\*1 : The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within  $V_{IL}$  (Max) = 0.8V,  $V_{IH}$  (Min) = 2.0 V (TTL input standard).

There are some hysteresis to lower noise sensitivity.

\*2 : Use the differential-Receiver to receive the USB differential data signal.

The Differential-Receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.


Above voltage range is the common mode input voltage range.



# MB9A340NA Series

\*3 : The output drive capability of the driver is below 0.3 V at Low-State ( $V_{OL}$ ) (to 3.6 V and 1.5 k $\Omega$  load), and 2.8 V or above (to ground and 15 k $\Omega$  load) at High-State ( $V_{OH}$ ).


\*4 : The cross voltage of the external differential output signal (D + /D -) of USB I/O buffer is within 1.3 V to 2.0 V.



\*5 : They indicate the rising time ( $T_{rise}$ ) and falling time ( $T_{fall}$ ) of the full-speed differential data signal.

They are defined by the time between 10% and 90% of the output signal voltage.

For full-speed buffer,  $T_r/T_f$  ratio is regulated as within  $\pm 10\%$  to minimize RFI emission.




# MB9A340NA Series


\*6 : USB Full-speed connection is performed via twist pair cable shield with  $90\Omega \pm 15\%$  characteristic impedance (Differential Mode).

USB standard defines that output impedance of USB driver must be in range from  $28\Omega$  to  $44\Omega$ . So, discrete series resistor ( $R_s$ ) addition is defined in order to satisfy the above definition and keep balance.

When using this USB I/O, use it with  $25\Omega$  to  $30\Omega$  (recommendation value  $27\Omega$ ) Series resistor  $R_s$ .




\*7 : They indicate the rising time ( $T_{rise}$ ) and falling time ( $T_{fall}$ ) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See Figure "• Low-Speed Load (Compliance Load)" for conditions of the external load.




- Low-Speed Load (Upstream Port Load) - Reference 1



- Low-Speed Load (Downstream Port Load) - Reference 2



- Low-Speed Load (Compliance Load)



# MB9A340NA Series

## 7. Low-Voltage Detection Characteristics

### (1) Low-Voltage Detection Reset

(Ta = - 40°C to + 85°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Detected voltage	VDL	SVHR* <sup>1</sup> = 00000	1.38	1.50	1.60	V	When voltage drops
Released voltage	VDH		1.43	1.55	1.65		
Detected voltage	VDL	SVHR* <sup>1</sup> = 00001	1.43	1.55	1.65	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 00010	1.47	1.60	1.73	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 00011	1.52	1.65	1.78	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 00100	1.56	1.70	1.84	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 00101	1.61	1.75	1.89	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 00110	1.66	1.80	1.94	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 00111	1.70	1.85	2.00	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 01000	1.75	1.90	2.05	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 01001	1.79	1.95	2.11	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 01010	1.84	2.00	2.16	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 01011	1.89	2.05	2.21	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 01100	2.30	2.50	2.70	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 01101	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 01110	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 01111	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 10000	2.67	2.90	3.13	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 10001	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 10010	2.85	3.10	3.35	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
Detected voltage	VDL	SVHR* <sup>1</sup> = 10011	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH		Same as SVHR = 00000 value				
LVD stabilization wait time	T <sub>LVDW</sub>	-	-	-	5200 × t <sub>CYCP</sub> * <sup>2</sup>	μs	
LVD detection delay time	T <sub>LVDL</sub>	-	-	-	200	μs	

\*1: The SVHR bit of Low-Voltage Detection Voltage Control Register (LVD\_CTL) is initialized to "00000" by Low-Voltage Detection Reset.

\*2: t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.

# MB9A340NA Series

## (2) Interrupt of Low-Voltage Detection

(Ta = - 40°C to + 85°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Detected voltage	VDL	SVHI = 00100	1.56	1.70	1.84	V	When voltage drops
Released voltage	VDH		1.61	1.75	1.89	V	When voltage rises
Detected voltage	VDL	SVHI = 00101	1.61	1.75	1.89	V	When voltage drops
Released voltage	VDH		1.66	1.80	1.94	V	When voltage rises
Detected voltage	VDL	SVHI = 00110	1.66	1.80	1.94	V	When voltage drops
Released voltage	VDH		1.70	1.85	2.00	V	When voltage rises
Detected voltage	VDL	SVHI = 00111	1.70	1.85	2.00	V	When voltage drops
Released voltage	VDH		1.75	1.90	2.05	V	When voltage rises
Detected voltage	VDL	SVHI = 01000	1.75	1.90	2.05	V	When voltage drops
Released voltage	VDH		1.79	1.95	2.11	V	When voltage rises
Detected voltage	VDL	SVHI = 01001	1.79	1.95	2.11	V	When voltage drops
Released voltage	VDH		1.84	2.00	2.16	V	When voltage rises
Detected voltage	VDL	SVHI = 01010	1.84	2.00	2.16	V	When voltage drops
Released voltage	VDH		1.89	2.05	2.21	V	When voltage rises
Detected voltage	VDL	SVHI = 01011	1.89	2.05	2.21	V	When voltage drops
Released voltage	VDH		1.93	2.10	2.27	V	When voltage rises
Detected voltage	VDL	SVHI = 01100	2.30	2.50	2.70	V	When voltage drops
Released voltage	VDH		2.39	2.60	2.81	V	When voltage rises
Detected voltage	VDL	SVHI = 01101	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH		2.48	2.70	2.92	V	When voltage rises
Detected voltage	VDL	SVHI = 01110	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH		2.58	2.80	3.02	V	When voltage rises
Detected voltage	VDL	SVHI = 01111	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH		2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 10000	2.67	2.90	3.13	V	When voltage drops
Released voltage	VDH		2.76	3.00	3.24	V	When voltage rises
Detected voltage	VDL	SVHI = 10001	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH		2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	SVHI = 10010	2.85	3.10	3.35	V	When voltage drops
Released voltage	VDH		2.94	3.20	3.46	V	When voltage rises
Detected voltage	VDL	SVHI = 10011	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH		3.04	3.30	3.56	V	When voltage rises
LVD stabilization wait time	T <sub>LVDW</sub>	-	-	-	5200 × t <sub>CYCP</sub> *	μs	
LVD detection delay time	T <sub>LVDL</sub>	-	-	-	200	μs	

\*: t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.

# MB9A340NA Series

## 8. Flash Memory Write/Erase Characteristics

(V<sub>CC</sub> = 1.65V to 3.6V, Ta = - 40°C to + 85°C)

Parameter		Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	Large Sector	-	1.1	2.7	s	Includes write time prior to internal erase
	Small Sector		0.3	0.9		
Half word (16-bit) write time		-	30	528	μs	Not including system-level overhead time
Chip erase time		-	6.8	18	s	Includes write time prior to internal erase

Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	

\*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C) .


# MB9A340NA Series


## ■ ORDERING INFORMATION

Part number	Package
MB9AF341LAPMC1	Plastic • LQFP 64-pin (0.5mm pitch), (FPT-64P-M38)
MB9AF342LAPMC1	
MB9AF344LAPMC1	
MB9AF341LAPMC	Plastic • LQFP 64-pin (0.65mm pitch), (FPT-64P-M39)
MB9AF342LAPMC	
MB9AF344LAPMC	
MB9AF341LAQN	Plastic • QFN 64-pin (0.5mm pitch), (LCC-64P-M24)
MB9AF342LAQN	
MB9AF344LAQN	
MB9AF341MAPMC	Plastic • LQFP 80-pin (0.5mm pitch), (FPT-80P-M37)
MB9AF342MAPMC	
MB9AF344MAPMC	
MB9AF341MAPMC1	Plastic • LQFP 80-pin (0.65mm pitch), (FPT-80P-M40)
MB9AF342MAPMC1	
MB9AF344MAPMC1	
MB9AF341MABGL	Plastic • PFBGA 96-pin (0.5mm pitch), (BGA-96P-M07)
MB9AF342MABGL	
MB9AF344MABGL	
MB9AF341NAPMC	Plastic • LQFP 100-pin (0.5mm pitch), (FPT-100P-M23)
MB9AF342NAPMC	
MB9AF344NAPMC	
MB9AF341NAPQC	Plastic • QFP 100-pin (0.65mm pitch), (FPT-100P-M36)
MB9AF342NAPQC	
MB9AF344NAPQC	
MB9AF341NABGL	Plastic • PFBGA 112-pin (0.8mm pitch), (BGA-112P-M04)
MB9AF342NABGL	
MB9AF344NABGL	

# MB9A340NA Series


## ■ PACKAGE DIMENSIONS


 <p>100-pin plastic LQFP</p> <p>(FPT-100P-M23)</p>	Lead pitch	0.50 mm
	Package width × package length	14.00 mm × 14.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.65 g




Please check the latest package dimension at the following URL.  
<http://edevic.fujitsu.com/package/en-search/>


# MB9A340NA Series

<p>100-pin plastic QFP</p>  <p>(FPT-100P-M36)</p>	Lead pitch	0.65 mm
	Package width × package length	14.00 mm × 20.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	3.35 mm MAX
	Code (Reference)	P-QFP100-14 × 20-0.65



# MB9A340NA Series


<p>80-pin plastic LQFP</p>  <p>(FPT-80P-M37)</p>	Lead pitch	0.50 mm
	Package width x package length	12.00 mm x 12.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.47 g




Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>




# MB9A340NA Series


<p style="text-align: center;">80-pin plastic LQFP</p>  <p style="text-align: center;">(FPT-80P-M40)</p>	Lead pitch	0.65 mm
	Package width × package length	14.00 mm × 14.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.60 mm Max.
	Code (Reference)	P-LQFP80-14 × 14-0.65



Please check the latest package dimension at the following URL.  
<http://edevic.fujitsu.com/package/en-search/>


# MB9A340NA Series


<p>64-pin plastic LQFP</p>  <p>(FPT-64P-M38)</p>	Lead pitch	0.50 mm
	Package width × package length	10.00 mm × 10.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g



Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>


# MB9A340NA Series


<p>64-pin plastic LQFP</p>  <p>(FPT-64P-M39)</p>	Lead pitch	0.65 mm
	Package width × package length	12.00 mm × 12.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.47 g



Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>


# MB9A340NA Series


<p>64-pin plastic QFN</p>  <p>(LCC-64P-M24)</p>	Lead pitch	0.50 mm
	Package width × package length	9.00 mm × 9.00 mm
	Sealing method	Plastic mold
	Mounting height	0.90 mm MAX
	Weight	-



Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>


# MB9A340NA Series


<p>112-ball plastic PFBGA</p>  <p>(BGA-112P-M04)</p>	Ball pitch	0.80 mm
	Package width x package length	10.00 x 10.00 mm
	Lead shape	Soldering ball
	Sealing method	Plastic mold
	Ball size	Φ 0.45 mm
	Mounting height	1.45 mm Max.
	Weight	0.22 g



Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

# MB9A340NA Series

<p>96-pin plastic FBGA</p>  <p>(BGA-96P-M07)</p>	Lead pitch	0.5 mm
	Package width x package length	6.00 mm x 6.00 mm
	Lead shape	Ball
	Sealing method	Plastic mold
	Mounting height	1.30 mm MAX
	Weight	0.08 g



## ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
2	<b>■FEATURE</b> • On-chip Memories	Revised the descriptions of [Flash memory].
	• USB Interface	Revised the descriptions of [USB function].
6	• Unique ID	Added the descriptions of "Unique ID".
7	<b>■PRODUCT LINEUP</b> • Function	
48	<b>■HANDLING DEVICES</b>	Added the descriptions.
53	<b>■MEMORY MAP</b> • Memory Map (2)	
58	<b>■PIN STATUS IN EACH CPU STATE</b> • List of Pin Status	Revised the Pin status type of "I".
65	<b>■ELECTRICAL CHARACTERISTICS</b> 3.DC Characteristics (1) Current rating	<ul style="list-style-type: none"> <li>• Revised the descriptions of Power supply current.</li> <li>• Added the "Flash memory write/erase current".</li> <li>• Added the footnote.</li> </ul>
68	4.AC Characteristics (3) Built-in CR Oscillation Characteristics • Built-in high-speed CR	Revised the table and the footnote.
72, 73	(7) External Bus Timing • Separate Bus Access Asynchronous SRAM Mode	Revised the table and the figure.
74	• Separate Bus Access Synchronous SRAM Mode	
79, 81, 83, 85	(9) CSIO Timing	<ul style="list-style-type: none"> <li>• Revised the title to "CSIO Timing".</li> <li>• Revised the note.</li> </ul>
88	(11) I <sup>2</sup> C Timing	Revised the footnote.
91	5. 12-bit A/D Converter • Electrical characteristics for the A/D converter (Preliminary value)	<ul style="list-style-type: none"> <li>• Revised the parameter.</li> <li>• Revised the symbol.</li> <li>• Corrected the value.</li> </ul>
93	• Definition of 12-bit A/D Converter Terms	<ul style="list-style-type: none"> <li>• Revised the parameter.</li> <li>• Revised the symbol.</li> </ul>
98	7. Low-Voltage Detection Characteristics (1) Low-Voltage Detection Reset	<ul style="list-style-type: none"> <li>• Corrected "Conditions" and "Value" in the table.</li> <li>• Added the Item.</li> <li>• Added the footnote.</li> </ul>
99	(2) Interrupt of Low-Voltage Detection	Added the Item.

# MB9A340NA Series

## FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,  
Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858

<http://jp.fujitsu.com/fsl/en/>

*For further information please contact:*

### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://us.fujitsu.com/micro/>

### Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.  
151 Lorong Chuan,  
#05-08 New Tech Park 556741 Singapore  
Tel : +65-6281-0770 Fax : +65-6281-0220  
<http://sg.fujitsu.com/semiconductor/>

### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen, Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/semiconductor/>

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.  
30F, Kerry Parkside, 1155 Fang Dian Road,  
Pudong District, Shanghai 201204, China  
Tel : +86-21-6146-3688 Fax : +86-21-6146-3660  
<http://cn.fujitsu.com/fss/>

### Korea

FUJITSU SEMICONDUCTOR KOREA LTD.  
902 Kosmo Tower Building, 1002 Daechi-Dong,  
Gangnam-Gu, Seoul 135-280, Republic of Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://kr.fujitsu.com/fsk/>

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.  
2/F, Green 18 Building, Hong Kong Science Park,  
Shatin, N.T., Hong Kong  
Tel : +852-2736-3232 Fax : +852-2314-4207  
<http://cn.fujitsu.com/fsp/>

### All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein.

All company names, brand names and trademarks herein are property of their respective owners.