Trace Events define which events are generated and captured
while tracing. View the results through the Event Counters window.
CPI: Cycles per Instruction enables an event on CPI
count overflow (every 256 cycles of multi-cycle instructions). CPI
counts extra cycles required for instructions. The first cycle of
an instruction and those recorded by the LSU are not counted.
EXC: Exception Overhead enables an event on Exception
Overhead count overflow (every 256 cycles spent in interrupt
processing). Examples of these exceptions would be entry stacking,
return unstacking, pre-emption.
SLEEP: Sleep Cycles enables an event on Sleep count
overflow (every 256 cycles that the processor is sleeping).
LSU: Load Store Unit Cycles enables an event on LSU
count overflow (every 256 cycles of LSU operations). LSU counts all
LSU cycles after the initial cycle for the instruction.
FOLD: Folded Instructions enables an event on Folded
instruction count overflow (every 256 folded instructions). Folded
instructions do not require any cycles to execute (e.g. an IT
instruction is folded and does not use any cycles).
EXCTRC: Exception Tracing enables an event on every
exception/interrupt entry/exit point.
Note
When too many data are generated and the Status Bar shows a data overflow
message, reduce the generated events here.
This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.
ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.