The XCHD instruction exchanges the low-order nibble of the
accumulator with the low-order nibble of the specified internal RAM
location. The internal RAM is accessed indirectly through R0 or R1.
The high-order nibbles of each operand are not affected.
This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.
ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.
