| ||||
| Home Products Download Events Support | ||||
Technical Support
On-Line Manuals
C166 User's Guide
C166 Introduction Compiling Programs Language Extensions Preprocessor 
Advanced Programming Sections, Classes, and Groups 
Special Sections Locating Sections Customization Files Startup Code STARTUP.A66 START167.A66 START_V2.A66 START_V3.A66 Basic I/O Memory Allocation TRAPS.C Optimizer Optimizer Options General Optimizations 80C166-Specific Optimizations Global Register Coloring DPP Registers Stacks System Stack User Stack Stack Sizes System Stack Size User Stack Size XBUS Memory and Peripherals On-chip XRAM XBUS Peripherals Interfacing C to Assembler Function Parameters Function Return Values Using the SRC Directive Register Usage Example Routines TINY Model SMALL Model COMPACT Model MEDIUM Model LARGE Model Data Storage Formats Bit Variables 1-byte Scalars 2-byte Scalars 4-byte Scalars float Scalars float Errors double Scalars double Errors near Pointers far Pointers huge Pointers xhuge Pointers Absolute Memory Access Absolute Access Macros Linker Location Controls Debugging Error Messages Library Reference AppendixSTART_V3.A66
The START_V3.A66 file contains the startup code to configure the hardware of the XC2000 and XC16x microcontroller families and to setup the C runtime system. The code is executed immediately upon processor reset and performs the following operations in order:
- Sets the Watchdog Timer Control Register (WDTCON).
- Initializes the user and system stack with stack underflow, overflow, and stack pointer segment.
- Sets the CPU Configuration (CPUCON1, CPUCON2), and the Internal Memory Block Control registers (IMBCTRL, IMBCTRH).
- Configures the System Control register (SYSCON0).
- Configures the External BUS Configuration (EBC), including the Timing Configuration registers (TCONCSx), the Function Configuration registers (FCONCSx), and the Address Select registers (ADDRSELx).
- Configures the Wake-up OSC Control register (WUOSCCON), the High Precision OSC Control register (HPOSCCON), the Reset Configuration register (RSTCON), and the PLL Clock Control register (PLLOSCCON).
- Sets the External Service Request Pins (ESRCFG).
- Initializes the RAM area, and the usage of Data Page Pointer registers (DPPx).
- Initializes explicitly initialized variables.
- Transfers control to the main C function.
Individual statements are described below.
| Name | Definition |
|---|---|
| SSTSZ (STKSZ) | Defines the system stack space used by CALL/RET and PUSH/POP instructions. Adjust the system stack space according to the application requirements. |
| USTSZ | Defines the user stack space available for automatics. This stack space is accessed by R0. Adjust the system stack space according to the application requirements. |
| USTxSZ | Defines the user stack space available for the interrupt functions assigned to the local register bank 1 or 2. The user stack must be assigned separately, since the compiler cannot copy R0-values to local register banks. If no interrupt functions are assigned to local register bank 1 or 2, set UST1SZ/UST2SZ to 0. |
| CLR_MEMORY | Memory Zero Initialization of RAM areas. Default: enable the memory zero initialization of RAM area. To disable the memory zero initialization, set CLR_MEMORY = 0. This reduces the startup code size. |
| INIT_VARS | Variable Initialization of explicitly initialized variables (variables are to be defined as static or declared at file level). Default: initialize variables. To disable the variable initialization, set INIT_VARS = 0. This reduces the startup code size. |
| DPPUSE | Allows to re-assign the DPP registers. Set DPPUSE = 0 to reduce the code size of the startup code, if the L166 DPPUSE directive is not used. |
| DPP3USE | Set DPP3USE = 0 to disable the usage of DPP3 during initialization of variables and to reduce the startup code size. This option might be required if you write program parts that are reloaded during application execution. |
| INIT_CPUCONx | Initializes the CPUCONx register CPUCONx. Default is 0 - do not initialize. The CPU configuration registers select a number of general features and behaviors of the CPU core. In general, these registers must not be modified by application. For details and exceptions refer to the device user manual. |
| INIT_IMBCTR | Initializes the Internal Memory Block register, which contains the bit fields controlling the wait state generation for the Flash memory (IMBCTRL) and the other IMB memory blocks (IMBCTRH). Default is 0 - do not initialize. |
| INIT_WUOSCCON | Initializes the Wake-up Oscillator Control register (WUOSCCON) to configure the wake-up clock OSC_WU. Please refer to the device user manual for details. |
| INIT_HPOSCCON | Initializes the High Precision Control register (HPOSCCON) to configure the High-Precision Oscillator OSC_HP. Please refer to the device user manual for details. |
| INIT_PLLOCSCON and INIT_PLLCONx | Initializes the PLL register. Set the divider value, VCO bypass status, power saving mode, and operation control. Please refer to the device user manual for details. |
| INIT_SYSCON0 | Initializes the register SYSCON0 used to select the system clock source and the emergency clock. |
| INIT_ESRCFG | Initializes the External Service Request register (ESR) to control the multi-functional pin behaviour, for example as output, input, reset, trap, or act as a trigger input for the Global State Controller (GSC). |
| WATCHDOG | Sets the Hardware Watchdog control register (WDTCON). Default: disable the hardware watchdog. To enable the watchdog set WATCHDOG = 1. |
| CONFIG_EBC | Configures the External Bus (EBC) behaviour. Set the pins for segment addresses, bus arbitration, master/slave mode, and chip select. Set the Address Select register (ADDRSELx), the Function Configuration register (FCONCSx), and Timing Configuration register (TCONCSx). For details, please refer to the respective device user manual. |
| INIT_RSTCON | Initializes the RSTCON register used to define the general reset behaviour. |
Note
- You can use the Configuration Wizard to change the values.
| Contact Site Map Press Privacy | Copyright © 2012 ARM Ltd and ARM Germany GmbH. All rights reserved. |
