This intrinsic inserts an SMLSLD instruction
into the instruction stream generated by the compiler. It enables
you to perform two 16-bit signed multiplications, take the difference
of the products, subtracting the high halfword product from the
low halfword product, and add the difference to a 64-bit accumulate
operand. Overflow cannot occur during the multiplications or the subtraction.
Overflow can occur as a result of the 64-bit addition, and this
overflow is not detected. Instead, the result wraps round to modulo
264.
unsigned long long__smlsld(unsigned int val1, unsigned int val2, unsigned long long val3)
where:
val1
holds the first halfword operands for each multiplication
val2
holds the second halfword operands for each multiplication
val3
holds the accumulate value.
The __smlsld intrinsic returns the difference
of the product of each multiplication, added to the accumulate value.
Example:
unsigned long long dual_multiply_diff_prods(unsigned int val1, unsigned int val2, unsigned long long val3)
{
unsigned int res;
res = __smlsld(val1,val2,val3); /* p1 = val1[15:0] × val2[15:0]
p2 = val1[31:16] × val2[31:16]
res[63:0] = p1 - p2 + val3[63:0]
*/
return res;
}
This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.
ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.