This intrinsic inserts an SMLSDX instruction
into the instruction stream generated by the compiler. It enables
you to exchange the halfwords in the second operand, then perform
two 16-bit signed multiplications. The difference of the products
is added to a 32-bit accumulate operand. The Q bit is set if the
addition overflows. Overflow cannot occur during the multiplications
or the subtraction.
unsigned int__smlsdx(unsigned int val1, unsigned int val2, unsigned int val3)
where:
val1
holds the first halfword operands for each multiplication
val2
holds the second halfword operands for each multiplication
val3
holds the accumulate value.
The __smlsd intrinsic returns the difference
of the product of each multiplication, added to the accumulate value.
Example:
unsigned int dual_multiply_diff_prods(unsigned int val1, unsigned int val2, unsigned int val3)
{
unsigned int res;
res = __smlsd(val1,val2,val3); /* p1 = val1[15:0] × val2[31:16]
p2 = val1[31:16] × val2[15:0]
res[31:0] = p1 - p2 + val3[31:0]
*/
return res;
}
This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.
ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.