 RealView Compiler User's Guide | |
| Home Products Events Support | |
Technical Support
On-Line Manuals
RealView Compiler User's Guide
Preface Introduction Getting started with the ARM Compiler Compiler Features Coding Practices Optimizing code
Optimizing for size versus speed Optimization levels and the debug view Selecting the target device Optimizing loops Using volatile Code metrics Measuring code and data sizes Measuring stack use Reducing debug information in objects and librarie Functions Minimizing parameter passing overhead __value_in_regs __pure Placing ARM function qualifiers Inlining How the compiler decides to inline When is it practical for the compiler to inline? Managing inlining Inlining functions across multiple files Debugging data and the --[no]_inline keyword Marking functions as static Setting breakpoints on inlined functions in ROM im Aligning data About data alignment The __packed qualifier and unaligned accesses to d __packed structures versus individually __packed f Using floating-point arithmetic Support for floating-point operations VFP architectures The --fpu option Floating-point linkage The --fpmode option Using the --fpu option VFP support Trapping and identifying division-by-zero errors Integer division (Software) Floating point division Support for ARM architecture v6 Instruction generation Alignment support Endian support Diagnostic Messages Using the Inline and Embedded Assemblers SemihostingInstruction generation
  | |||
  |  | ||
| |||
| Home > Coding Practices > Support for ARM architecture v6 > Instruction generation | |||
When compiling code for ARMv6, the compiler:
Generates explicit sign-extend and zero-extend instructions where appropriate.
Performs code scheduling for ARM11 cores.
Generates the endian reversal instructions
REV,REV16andREVSHif it can deduce that a C expression performs an endian reversal.Might make use of some architecture v6 specific implementations of C library functions, for example,
memcpy.
The compiler cannot generate SIMD instructions, because these do not map well onto C expressions.
| Copyright © 2007 ARM Limited. All rights reserved. | ARM DUI 0375A |
 PDF version | |
| Home > Coding Practices > Support for ARM architecture v6 > Instruction generation | |
| |
| Contact Site Map Press Privacy | Copyright © 2008 Keil™, An ARM® Company. All rights reserved. |
