|
|||
| Products Download Events Support Videos | |||
Technical Support
On-Line Manuals
Assembler Reference
Conventions and feedback
Assembler command line options
ARM and Thumb Instructions
Instruction summary
Instruction width specifiers
Memory access instructions
General data processing instructions
Flexible second operand (Operand2)
Operand2 as a constant
Operand2 as a register with optional shift
Shift operations
Multiply instructions
Saturating instructions
Parallel instructions
Parallel add and subtract
Packing and unpacking instructions
Branch and control instructions
Coprocessor instructions
Miscellaneous instructions
ThumbEE instructions
Pseudo-instructions
Condition codes
ADD, SUB, RSB, ADC, SBC, and RSC
ADR (PC-relative)
ADR (register-relative)
ADRL pseudo-instruction
AND, ORR, EOR, BIC, and ORN
ASR, LSL, LSR, ROR, and RRX
B, BL, BX, BLX, and BXJ
BFC and BFI
BKPT
CBZ and CBNZ
CDP and CDP2
CHKA
CLREX
CLZ
CMP and CMN
CPS
CPY pseudo-instruction
DBG
DMB, DSB, and ISB
ENTERX and LEAVEX
ERET
HB, HBL, HBLP, and HBP
IT
LDC, LDC2, STC, and STC2
LDM and STM
LDR and STR (immediate offset)
LDR and STR (register offset)
LDR and STR, unprivileged
LDR (PC-relative)
LDR (register-relative)
LDR pseudo-instruction
LDREX and STREX
MAR and MRA
MCR, MCR2, MCRR, and MCRR2
MIA, MIAPH, and MIAxy
MOV and MVN
MOV32 pseudo--instruction
MOVT
MRC, MRC2, MRRC and MRRC2
MRS (system coprocessor register to ARM register)
MRS (PSR to general-purpose register)
MSR (ARM register to system coprocessor register)
MSR (general-purpose register to PSR)
MUL, MLA, and MLS
NEG pseudo-instruction
PKHBT and PKHTB
PLD, PLDW, and PLI
PUSH and POP
QADD, QSUB, QDADD, and QDSUB
REV, REV16, REVSH, and RBIT
RFE
SBFX and UBFX
SDIV and UDIV
SEL
SETEND
SEV, WFE, WFI, and YIELD
SMC
NOP
SMLAD and SMLSD
SMLALxy
SMLALD and SMLSLD
SMMUL, SMMLA, and SMMLS
SMUAD{X} and SMUSD{X}
SMULxy and SMLAxy
SMULWy and SMLAWy
SRS
SSAT and USAT
SSAT16 and USAT16
SUBS pc, lr
SVC
SWP and SWPB
SXT, SXTA, UXT, and UXTA
SYS
TBB and TBH
TST and TEQ
UMULL, UMLAL, SMULL, and SMLAL
UMAAL
UND pseudo-instruction
USAD8 and USADA8
VFP Programming
Directives Reference
Assembler Reference
RFE
| |||
| Home > ARM and Thumb Instructions > RFE | |||
Return From Exception.
Syntax
RFE{addr_mode}{cond} Rn{!}
where:
addr_modeis any one of the following:
IAIncrement address After each transfer (Full Descending stack)
IBIncrement address Before each transfer (ARM only)
DADecrement address After each transfer (ARM only)
DBDecrement address Before each transfer.
If
addr_modecondis an optional condition code.
Note
condITinstruction. This is an unconditional instruction in ARM.Rnspecifies the base register.
Rn!is an optional suffix. If
!is present, the final address is written back intoRn
You can use RFE to return from an exception if
you previously saved the return state using the SRS instruction. RnSP where the return state information
was saved.
Loads the PC and the CPSR from the address contained in RnRn
RFE writes an address to the PC. The alignment
of this address must be correct for the instruction set in use after
the exception return:
For a return to ARM, the address written to the PC must be word-aligned.
For a return to Thumb, the address written to the PC must be halfword-aligned.
For a return to Jazelle®, there are no alignment restrictions on the address written to the PC.
The results of breaking these rules are unpredictable. However, no special precautions are required in software, if the instructions are used to return after a valid exception entry mechanism.
Where addresses are not word-aligned, RFE ignores
the least significant two bits of Rn
The time order of the accesses to individual words of memory
generated by RFE is not architecturally defined. Do
not use this instruction on memory-mapped I/O locations where access
order matters.
Do not use RFE in unprivileged software execution.
Do not use RFE in ThumbEE.
This ARM instruction is available in ARMv6 and above.
This 32-bit Thumb instruction is available in ARMv6T2 and above, except the ARMv7-M architecture.
There is no 16-bit version of this instruction.
- Concepts
Using the Assembler:
- Reference
| Copyright © 2011-2012 ARM. All rights reserved. | ARM DUI 0588B |
| Non-Confidential | ID062912 |
 PDF version | |
| Home > ARM and Thumb Instructions > RFE |
ProductsDevelopment Tools |
Hardware & Collateral |
Downloads |
Support |
Buy |
|
 |
|||
