MIA{cond} Acc, Rn, Rm

MIAPH{cond} Acc, Rn, Rm

MIA<x><y>{cond} Acc, Rn, Rm

where:

The MIA instruction multiplies the signed integers from Rn and Rm, and adds the result to the 40-bit value in Acc.

The MIAPH instruction multiplies the signed integers from the bottom halves of Rn and Rm, multiplies the signed integers from the upper halves of Rn and Rm, and adds the two 32-bit results to the 40-bit value in Acc.

The MIAxy instruction multiplies the signed integer from the selected half of Rs by the signed integer from the selected half of Rm, and adds the 32-bit result to the 40-bit value in Acc. <x> == B means use the bottom half (bits [15:0]) of Rn, <x> == T means use the top half (bits [31:16]) of Rn. <y> == B means use the bottom half (bits [15:0]) of Rm, <y> == T means use the top half (bits [31:16]) of Rm.

These instructions do not change the flags.

These ARM coprocessor 0 instructions are only available in XScale processors.

There are no Thumb versions of these instructions.

    MIA     acc0,r5,r0
    MIALE   acc0,r1,r9
    MIAPH   acc0,r0,r7
    MIAPHNE acc0,r11,r10
    MIABB   acc0,r8,r9
    MIABT   acc0,r8,r8
    MIATB   acc0,r5,r3
    MIATT   acc0,r0,r6
    MIABTGT acc0,r2,r5