TST{cond} Rn, Operand2

TEQ{cond} Rn, Operand2

where:

These instructions test the value in a register against Operand2. They update the condition flags on the result, but do not place the result in any register.

The TST instruction performs a bitwise AND operation on the value in Rn and the value of Operand2. This is the same as an ANDS instruction, except that the result is discarded.

The TEQ instruction performs a bitwise Exclusive OR operation on the value in Rn and the value of Operand2. This is the same as a EORS instruction, except that the result is discarded.

Use the TEQ instruction to test if two values are equal, without affecting the V or C flags (as CMP does).

TEQ is also useful for testing the sign of a value. After the comparison, the N flag is the logical Exclusive OR of the sign bits of the two operands.

In these Thumb instructions, you cannot use SP or PC for Rn or Operand2.

In these ARM instructions, use of SP or PC is deprecated in ARMv6T2 and above.

For ARM instructions:

These instructions:

The following form of the TST instruction is available in Thumb code, and is a 16-bit instruction:

These ARM instructions are available in all architectures that support the ARM instruction set.

The TST Thumb instruction is available in all architectures that support the Thumb instruction set.

The TEQ Thumb instruction is available in ARMv6T2 and above.

    TST     r0, #0x3F8
    TEQEQ   r10, r9
    TSTNE   r1, r5, ASR r1

    TEQ     pc, r1, ROR r0      ; PC not permitted with register
                                ; controlled shift