|
|||
| Products Download Events Support Videos | |||
Technical Support
On-Line Manuals
Assembler Reference
Conventions and feedback
Assembler command line options
ARM and Thumb Instructions
VFP Programming
VFP instruction summary
VFP pseudo-instructions
VFP instructions
VABS, VNEG, and VSQRT
VADD, VSUB, and VDIV
VCMP
VCVT (between single-precision and double-precisio
VCVT (between floating-point and integer)
VCVT (between floating-point and fixed-point)
VCVTB, VCVTT (half-precision extension)
VLDM, VSTM, VPOP, and VPUSH
VLDR and VSTR
VLDR pseudo-instruction
VLDR and VSTR (post-increment and pre-decrement)
VFMA, VFMS, VFNMA, VFNMS
VMOV
VMOV (between two ARM registers and an extension r
VMOV (between one ARM register and single precisio
VMRS and VMSR
VMUL, VMLA, VMLS, VNMUL, VNMLA, and VNMLS
Directives Reference
Assembler Reference
VCMP
| |||
| Home > VFP Programming > VCMP | |||
Floating-point compare.
VCMP is always scalar.
SyntaxVCMP{cond}.F32Sd,Sm
VCMP{cond}.F32Sd, #0
VCMP{cond}.F64Dd,Dm
VCMP{cond}.F64Dd, #0
where:
condis an optional condition code.
Sd,Smare the single-precision registers holding the operands.
Dd, Dmare the double-precision registers holding the operands.
The VCMP instruction subtracts the value in the
second operand register (or 0 if the second operand is #0) from
the value in the first operand register, and sets the VFP condition
flags on the result.
- Reference
| Copyright © 2011-2012 ARM. All rights reserved. | ARM DUI 0588B |
| Non-Confidential | ID062912 |
 PDF version | |
| Home > VFP Programming > VCMP |
ProductsDevelopment Tools |
Hardware & Collateral |
Downloads |
Support |
Contact |
|
 |
|||
