|
||
| Products Download Events Support Videos | ||
Technical Support
On-Line Manuals
Assembler User Guide
Preface
Overview of the Assembler
Overview of the ARM Architecture
Structure of Assembly Language Modules
Writing ARM Assembly Language
Condition Codes
Using the Assembler
Symbols, Literals, Expressions, and Operators
VFP Programming
Assembler Command-line Options
ARM and Thumb Instructions
ARM and Thumb instruction summary
Instruction width specifiers
Flexible second operand (Operand2)
Syntax of Operand2 as a constant
Syntax of Operand2 as a register with optional shi
Shift operations
Saturating instructions
Condition code suffixes
ADC
ADD
ADR (PC-relative)
ADR (register-relative)
ADRL pseudo-instruction
AND
ASR
B
BFC
BFI
BIC
BKPT
BL
BLX
BX
BXJ
CBZ and CBNZ
CDP and CDP2
CLREX
CLZ
CMP and CMN
CPS
CPY pseudo-instruction
DBG
DMB
DSB
EOR
ERET
HVC
ISB
IT
LDC and LDC2
LDM
LDR (immediate offset)
LDR (PC-relative)
LDR (register offset)
LDR (register-relative)
LDR pseudo-instruction
LDR, unprivileged
LDREX
LSL
LSR
MCR and MCR2
MCRR and MCRR2
MLA
MLS
MOV
MOV32 pseudo-instruction
MOVT
MRC and MRC2
MRRC and MRRC2
MRS (PSR to general-purpose register)
MRS (system coprocessor register to ARM register)
MSR (ARM register to system coprocessor register)
MSR (general-purpose register to PSR)
MUL
MVN
NEG pseudo-instruction
NOP
ORN (Thumb only)
ORR
PKHBT and PKHTB
PLD and PLI
POP
PUSH
QADD
QADD8
QADD16
QASX
QDADD
QDSUB
QSAX
QSUB
QSUB8
QSUB16
RBIT
REV
REV16
REVSH
RFE
ROR
RRX
RSB
RSC
SADD8
SADD16
SASX
SBC
SBFX
SDIV
SEL
SETEND
SEV
SHADD8
SHADD16
SHASX
SHSAX
SHSUB8
SHSUB16
SMC
SMLAxy
SMLAD
SMLAL
SMLALD
SMLALxy
SMLAWy
SMLSD
SMLSLD
SMMLA
SMMLS
SMMUL
SMUAD
SMULxy
SMULL
SMULWy
SMUSD
SRS
SSAT
SSAT16
SSAX
SSUB8
SSUB16
STC and STC2
STM
STR (immediate offset)
STR (register offset)
STR, unprivileged
STREX
SUB
SUBS pc, lr
SVC
SWP and SWPB
SXTAB
SXTAB16
SXTAH
SXTB
SXTB16
SXTH
SYS
TBB and TBH
TEQ
TST
UADD8
UADD16
UASX
UBFX
UDIV
UHADD8
UHADD16
UHASX
UHSAX
UHSUB8
UHSUB16
UMAAL
UMLAL
UMULL
UND pseudo-instruction
UQADD8
UQADD16
UQASX
UQSAX
UQSUB8
UQSUB16
USAD8
USADA8
USAT
USAT16
USAX
USUB8
USUB16
UXTAB
UXTAB16
UXTAH
UXTB
UXTB16
UXTH
WFE
WFI
YIELD
VFP Instructions
Directives Reference
Via File Syntax
NOP
| Non-Confidential |  PDF version | ARM DUI0379H | ||
| ||||
| Home > ARM and Thumb Instructions > NOP | ||||
10.67 NOP
No Operation.
Syntax
NOP{condwhere:
cond- is an optional condition code.
Usage
NOP does nothing. If NOP is
not implemented as a specific instruction on your target architecture, the
assembler treats it as a pseudo-instruction and generates an alternative
instruction that does nothing, such as MOV r0, r0 (ARM)
or MOV r8, r8 (Thumb).NOP is not necessarily a time-consuming NOP.
The processor might remove it from the pipeline before it reaches
the execution stage.You can use
NOP for padding, for
example to place the following instruction on a 64-bit boundary in
ARM, or a 32-bit boundary in Thumb.Architectures
This ARM instruction is available in ARMv6K and above.
This 32-bit Thumb instruction is available in ARMv6T2 and
above.
This 16-bit Thumb instruction is available in ARMv6T2 and
above.
NOP is available on all other ARM
and Thumb architectures as a pseudo-instruction.Related reference
| Non-Confidential | PDF version | ARM DUI0379H |
| Copyright © 2007, 2008, 2011, 2012, 2014-2016 ARM. All rights reserved. |
| Home > ARM and Thumb Instructions > NOP |
ProductsDevelopment Tools |
Hardware & Collateral |
Downloads |
Support |
Contact |
 |
||||