|
|||
| Products Download Events Support Videos | |||
Technical Support
On-Line Manuals
Assembler User Guide
Conventions and feedback
Overview of the Assembler
Overview of the ARM Architecture
Structure of Assembly Language Modules
Writing ARM Assembly Language
Condition Codes
Using the Assembler
Symbols, Literals, Expressions, and Operators
VFP Programming
Architecture support for VFP
Half-precision extension
Fused Multiply-Add extension
Extension register bank mapping
VFP views of the extension register bank
Load values to VFP registers
Conditional execution of VFP instructions
Floating-point exceptions
VFP data types
Extended notation
VFP system registers
FPSCR, the floating-point status and control regis
FPEXC, the floating-point exception register
FPSID, the floating-point system ID register
Flush-to-zero mode
When to use flush-to-zero mode
The effects of using flush-to-zero mode
Operations not affected by flush-to-zero mode
VFP vector mode
Vectors in the VFP extension register bank
VFP vector wrap-around
VFP vector stride
Restriction on vector length
Control of scalar, vector, and mixed operations
VFP directives and vector notation
Pre-UAL VFP mnemonics
Vector notation
VFPASSERT SCALAR
VFPASSERT VECTOR
Flush-to-zero mode
| |||
| Home > VFP Programming > Flush-to-zero mode | |||
Some implementations of VFP use support code to handle denormalized numbers. The performance of such systems, in calculations involving denormalized numbers, is much less than it is in normal calculations.
Flush-to-zero mode replaces denormalized numbers with 0. This does not comply with IEEE 754 arithmetic, but in some circumstances can improve performance considerably.
VFPv3 flush-to-zero preserves the sign bit. VFPv2 flush-to-zero flushes to +0.
See also| Copyright © 2007-2008, 2011-2012 ARM. All rights reserved. | ARM DUI 0379D |
| Non-Confidential | ID062912 |
 PDF version | |
| Home > VFP Programming > Flush-to-zero mode |
ProductsDevelopment Tools |
Hardware & Collateral |
Downloads |
Support |
Contact |
|
 |
|||
