Usually the VFP core only works on a single register. However,
many VFP arithmetic instructions can also operate on vectors of
up to eight single-precision or four double-precision numbers, enabling Single
Instruction Multiple Data (SIMD) parallelism.
In addition, the floating-point load and store instructions
have multiple register forms, enabling vectors to be transferred
to and from memory easily.
This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.
ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.