|
||||
| Home Products Download Events Support | ||||
Technical Support
On-Line Manuals
Assembler User Guide
Conventions and feedback
Overview of the Assembler
Overview of the ARM Architecture
About the ARM architecture
ARM, Thumb, and ThumbEE instruction sets
Changing between ARM, Thumb, and ThumbEE state
Processor modes, and privileged and unprivileged s
Processor modes in ARMv6-M and ARMv7-M
VFP coprocessor
ARM registers
General-purpose registers
Register accesses
Predeclared core register names
Predeclared extension register names
Predeclared coprocessor names
Program Counter
Application Program Status Register
The Q flag
Current Program Status Register
Saved Program Status Registers (SPSRs)
Instruction set overview
Media processing instructions
Access to the inline barrel shifter
Structure of Assembly Language Modules
Writing ARM Assembly Language
Condition Codes
Using the Assembler
Symbols, Literals, Expressions, and Operators
VFP Programming
ARM registers
| |||
| Home > Overview of the ARM Architecture > ARM registers | |||
In all ARM processors, the following registers are available and accessible in any processor mode:
13 general-purpose registers R0-R12
1 Stack Pointer (SP)
1 Link Register (LR)
1 Program Counter (PC)
1 Application Program Status Register (APSR)
Note
The Link Register can also be used as a general-purpose register. The Stack Pointer can be used as a general-purpose register in ARM state only.
Additional registers are available in privileged software execution. ARM processors, with the exception of ARMv6-M and ARMv7-M based processors, have a total of 37 or 40 registers depending on whether the Security Extensions are implemented. The registers are arranged in partially overlapping banks. There is a different register bank for each processor mode. The banked registers give rapid context switching for dealing with processor exceptions and privileged operations.
The additional registers in ARM processors, with the exception of ARMv6-M and ARMv7-M, are:
2 supervisor mode registers for banked SP and LR
2 abort mode registers for banked SP and LR
2 undefined mode registers for banked SP and LR
2 interrupt mode registers for banked SP and LR
7 FIQ mode registers for banked R8-R12, SP and LR
2 monitor mode registers for banked SP and LR
6 Saved Program Status Register (SPSRs), one for each exception mode.
Note
The monitor mode registers and one of the SPSRs apply only to the monitor mode and are only present if Security Extensions are implemented.
In privileged software execution, CPSR is an alias for APSR and gives access to additional bits.
Figure 1 shows how the registers are banked in the ARM Architecture except ARMv6-M and ARMv7-M.
In ARMv6-M and ARMv-7M based processors, SP is an alias for the two banked stack pointer registers:
Main stack pointer register, which is only available in privileged software execution.
Process stack pointer register.
See also| Copyright © 2007-2008, 2011-2012 ARM. All rights reserved. | ARM DUI 0379D |
| Non-Confidential | ID062912 |
 PDF version | |
| Home > Overview of the ARM Architecture > ARM registers |
| Contact Site Map Press Privacy | Copyright © 2013 ARM Ltd and ARM Germany GmbH. All rights reserved. |
