|
|||
| Products Download Events Support Videos | |||
Technical Support
On-Line Manuals
Assembler User Guide
Conventions and feedback
Overview of the Assembler
Overview of the ARM Architecture
About the ARM architecture
ARM, Thumb, and ThumbEE instruction sets
Changing between ARM, Thumb, and ThumbEE state
Processor modes, and privileged and unprivileged s
Processor modes in ARMv6-M and ARMv7-M
VFP coprocessor
ARM registers
General-purpose registers
Register accesses
Predeclared core register names
Predeclared extension register names
Predeclared coprocessor names
Program Counter
Application Program Status Register
The Q flag
Current Program Status Register
Saved Program Status Registers (SPSRs)
Instruction set overview
Media processing instructions
Access to the inline barrel shifter
Structure of Assembly Language Modules
Writing ARM Assembly Language
Condition Codes
Using the Assembler
Symbols, Literals, Expressions, and Operators
VFP Programming
Assembler User Guide
Predeclared core register names
| |||
| Home > Overview of the ARM Architecture > Predeclared core register names | |||
Table 2 shows the predeclared core registers:
Table 2. Predeclared core registers
Register names | Meaning |
|---|---|
| General purpose registers. |
| Argument, result or scratch registers.
These are synonyms for |
| Variable registers. These are synonyms
for |
| Static base register. This is a synonym
for |
| Intra procedure call scratch register.
This is a synonym for |
| Stack pointer. This is a synonym for |
| Link register. This is a synonym for |
| Program counter. This is a synonym for |
With the exception of a1-a4 and v1-v8,
you can write the register names either in all upper case or all
lower case.
See also- Concepts
| Copyright © 2007-2008, 2011-2012 ARM. All rights reserved. | ARM DUI 0379D |
| Non-Confidential | ID062912 |
 PDF version | |
| Home > Overview of the ARM Architecture > Predeclared core register names |
ProductsDevelopment Tools |
Hardware & Collateral |
Downloads |
Support |
Buy |
|
 |
|||
