|
|||||||||||
|
Technical Support Support Resources
Product Information |
Technical SupportC51: SUPPORT FOR THE WINBOND W77C32Information in this article applies to:
QUESTIONIs the Winbond W77C32 device supported? Where can I get a header file? ANSWERYes. This device is 8051 compatible and has an 8051 instruction set so it is supported by our compiler. The header file is listed below. W77C32.H/*-------------------------------------------------------------------------- W77C32.H - preliminary release Header file for Winbond microcontroller W77C32 Based on the Preliminary Release form March 1999 Copyright (c) 1988-1999 Keil Elektronik GmbH and Keil Software, Inc. All rights reserved. --------------------------------------------------------------------------*/ /* BYTE Registers */ sfr P0 = 0x80; sfr P1 = 0x90; sfr P2 = 0xA0; sfr P3 = 0xB0; sfr P4 = 0xA5; sfr PSW = 0xD0; sfr ACC = 0xE0; sfr B = 0xF0; sfr SP = 0x81; sfr DPL = 0x82; sfr DPH = 0x83; sfr PCON = 0x87; sfr TCON = 0x88; sfr TMOD = 0x89; sfr TL0 = 0x8A; sfr TL1 = 0x8B; sfr TH0 = 0x8C; sfr TH1 = 0x8D; sfr IE = 0xA8; sfr IP = 0xB8; sfr SCON = 0x98; sfr SBUF = 0x99; sfr T2CON = 0xC8; sfr T2MOD = 0xC9; sfr RCAP2L = 0xCA; sfr RCAP2H = 0xCB; sfr TL2 = 0xCC; sfr TH2 = 0xCD; /* W77C32 extensions */ sfr DPS = 0x86; sfr CKCON = 0x8E; sfr EXIF = 0x91; sfr SADDR = 0xA9; sfr SADDR1 = 0xAA; sfr SADEN = 0xB9; sfr SADEN1 = 0xBA; sfr SCON1 = 0xC0; sfr SBUF1 = 0xC1; sfr ROMMAP = 0xC2; sfr PMR = 0xC4; sfr STATUS = 0xC5; sfr TA = 0xC7; sfr WDCON = 0xD8; sfr EIE = 0xE8; sfr EIP = 0xF8; /* BIT Registers */ /* P0 */ sbit P0_7 = P0^7; sbit P0_6 = P1^6; sbit P0_5 = P0^5; sbit P0_4 = P1^4; sbit P0_3 = P0^3; sbit P0_2 = P1^2; sbit P0_1 = P0^1; sbit P0_0 = P1^0; /* TCON */ sbit TF1 = TCON^7; sbit TR1 = TCON^6; sbit TF0 = TCON^5; sbit TR0 = TCON^4; sbit IE1 = TCON^3; sbit IT1 = TCON^2; sbit IE0 = TCON^1; sbit IT0 = TCON^0; /* P1 */ sbit P1_7 = P1^7; sbit P1_6 = P1^6; sbit P1_5 = P1^5; sbit P1_4 = P1^4; sbit P1_3 = P1^3; sbit P1_2 = P1^2; sbit P1_1 = P1^1; sbit P1_0 = P1^0; /* SCON */ sbit SM0 = SCON^7; sbit SM1 = SCON^6; sbit SM2 = SCON^5; sbit REN = SCON^4; sbit TB8 = SCON^3; sbit RB8 = SCON^2; sbit TI = SCON^1; sbit RI = SCON^0; /* P2 */ sbit P2_7 = P2^7; sbit P2_6 = P2^6; sbit P2_5 = P2^5; sbit P2_4 = P2^4; sbit P2_3 = P2^3; sbit P2_2 = P2^2; sbit P2_1 = P2^1; sbit P2_0 = P2^0; /* IE */ sbit EA = IE^7; sbit ES1 = IE^6; sbit ET2 = IE^5; sbit ES = IE^4; sbit ET1 = IE^3; sbit EX1 = IE^2; sbit ET0 = IE^1; sbit EX0 = IE^0; /* P3 */ sbit RD = P3^7; sbit WR = P3^6; sbit T1 = P3^5; sbit T0 = P3^4; sbit INT1 = P3^3; sbit INT0 = P3^2; sbit TXD = P3^1; sbit RXD = P3^0; /* IP */ sbit PS1 = IP^6; sbit PT2 = IP^5; sbit PS = IP^4; sbit PT1 = IP^3; sbit PX1 = IP^2; sbit PT0 = IP^1; sbit PX0 = IP^0; /* SCON1 */ sbit SM0_1 = SCON1^7; // alternative FE_1 sbit SM1_1 = SCON1^6; sbit SM2_1 = SCON1^5; sbit REN_1 = SCON1^4; sbit TB8_1 = SCON1^3; sbit RB8_1 = SCON1^2; sbit TI_1 = SCON1^1; sbit RI_1 = SCON1^0; /* T2CON */ sbit TF2 = T2CON^7; sbit EXF2 = T2CON^6; sbit RCLK = T2CON^5; sbit TCLK = T2CON^4; sbit EXEN2 = T2CON^3; sbit TR2 = T2CON^2; sbit C_T2 = T2CON^1; sbit CP_RL2 = T2CON^0; /* PSW */ sbit CY = PSW^7; sbit AC = PSW^6; sbit F0 = PSW^5; sbit RS1 = PSW^4; sbit RS0 = PSW^3; sbit OV = PSW^2; sbit F1 = PSW^1; sbit P = PSW^0; /* WDCON */ sbit SMOD_1 = WDCON^7; sbit POR = WDCON^6; sbit WDIF = WDCON^4; sbit WTRF = WDCON^3; sbit EWT = WDCON^1; sbit RWT = WDCON^0; /* EIE */ sbit EWDI = EIE^4; sbit EX5 = EIE^3; sbit EX4 = EIE^2; sbit EX3 = EIE^1; sbit EX2 = EIE^0; /* EIP */ sbit PWDI = EIP^4; sbit PX5 = EIP^3; sbit PX4 = EIP^2; sbit PX3 = EIP^1; sbit PX2 = EIP^0; MORE INFORMATTIONLast Reviewed: Wednesday, August 03, 2005 | ||||||||||
|
|||||||||||