PCD6001
Digital telephone answering machine chip

Product specification
Supersedes data of 2001 Feb 05
File under Integrated Circuits, IC17
1 FEATURES

Excellent speech quality at average:
2.6, 3.2 or 5.2 kbits/s compression rate
Excellent background noise suppression for speech
quality improvement
Speech compression rate selection: 2.6, 3.2 or
5.2 kbits/s
Speech decompression rate selection: 2.6, 3.2 or
5.2 kbits/s
Variable playback speed: 50%, 100% and 200% of real
time
Voice prompt playback
Philips International Language Library (PILL) support
tools available; coding at 2.6, 3.2 or 5.2 kbits/s
Voice operated start message recording (VOX)
Call progress detection by busy tone detection and
programmable silence detection
Recording time of minimum 20 minutes in 4-Mbit flash
memory (at 3.2 kbits/s)
Excellent true full-duplex handsfree performance
provided by Philips ‘phlux’ algorithm
On-hook caller ID detection according to Bell 202 and
V.23 standards, as well as DTMF caller ID support
Caller Alerting Signal (CAS) - caller ID level 2
Dual tone generation for DTMF, melody tones and
information tones
Optional dial tone detection, and optional ringing
detection using hardware Caller Identification (CID)
interface
DTMF detection (for remote control function) with local
echo canceller for high reliability
Digital volume control
Mixed digital/analog adaptive limit and/or level control of
audio input signals
Programmable analog CODEC gain for easy interfacing
Internal 80C51 microcontroller can operate as system
controller; with selectable operating frequencies
between 1 and 21 MHz
Internal 80C51 microcontroller emergency operation
down to 2.2 V eliminates the need for external diallers in
telephone answering machine applications
Standard 80C51 development tools allow fast design of
Man-Machine-Interface (MMI) features
On-board Minimum Shift Keying (MSK) modem for
CT0/CT1 applications

Two integrated differential bit stream Analog-to-Digital
Converters (ADCs) for high quality audio input
Two integrated differential bitstream Digital-to-Analog
Converters (DACs) for high quality audio output
Software selectable auxiliary CODEC input channel
Up to 38 general purpose digital I/O lines (most of them
bidirectional) including \(^{\text{I^2C}}\)-bus, available for connection
to keyboard, display, line interface, etc.
On-chip 2-channel time multiplexed 8-bit general
purpose ADC for e.g. parallel set detection and battery
temperature measurement
On-chip 8-bit general purpose DAC for e.g. speaker
amplifier volume control
Day and time stamp possibility using built-in Real-Time
Clock
Flexible speech memory interface for connection of
several types of speech flash memory (serial, CAD or
parallel) and DRAM
\(^{\text{I^2C}}\) master/slave bus for peripheral control or \(^{\text{I^2C}}\)-bus
speech memory access
Extensive power management support for battery and
emergency operation, also allowing portable (voice
memo) applications
Digital IOM A/u-law interface for Slave or Master mode
operation at various bit rates
Emergency operation from telephone line power only;
microprocessor and DTMF generator continue to
operate in this mode
On-chip software switchable supply voltage for electret
microphone
Single low supply voltage (2.2 to 2.8 V)
Built-in single low-frequency, low-power, crystal or
ceramic resonator oscillator and on-chip PLL to reduce
EMI
Stand-alone operation with low cost PAL, NTSC and
DTMF crystals
API providing flash memory management functions
such as speech, telephone or CID data storage
Pin and software compatible with the PCD6002
OTP-device (see Application note for restrictions).
2 APPLICATION SUMMARY

The PCD6001 can be used in various applications, some of which are listed below. Refer to Chapter 18 for the corresponding outline application diagrams.

- Stand-alone digital answering machine; with handsfree
- Feature phone with integrated digital answering machine and full-duplex handsfree
- Dual-line digital answering machines
- Analog cordless applications such as CT0/1 base stations; with handsfree and MSK modem function for RF digital data transmission
- Portable voice memo recorders
- Automotive applications - car status announcements for example
- Low-cost desktop video conferencing
- IOM master/slave interface to connect directly to digital systems like ISDN and DECT.

2.1 Metalink emulation

Metalink emulation is supported with the standard package.

3 GENERAL DESCRIPTION

The PCD6001 integrates all the digital and analog speech management and processing functions required for a feature-phone with integrated digital answering machine, or a stand-alone digital answering machine into a single low-cost chip.

Key hardware features which give the chip distinct advantages in performance and application over competitive solutions include:

- The flexibility to change the MMI
- An easy-to-program standard 80C51 microcontroller with 32-kbyte internal ROM memory
- High 80C51 microprocessor power for system controller functions of CT0/CT1 system control functions
- Up to 38 general purpose I/O lines for peripheral control
- I2C-bus interface
- Flexible flash memory control to interface to several types of serial and parallel flash memory
- Two integrated 16-bit bitstream audio CODECs for true full-duplex handsfree operation or dual-line stand-alone answering machine operation
- Internal Digital Speech Processor (DSP) for excellent ‘HARMONY’ sinusoidal speech compression, decompression and variable playback speed
- Embedded DTMF detection, call progress detection, voice operated recording (VOX)
- High quality caller ID FSK demodulation and Caller Alerting Signal (CAS) detection for CID level 2
- Two channel telephone line input for caller ID FSK and audio interfacing.

Philips provides a sophisticated API running on the internal 80C51, allowing product developers to design their MMIs quickly to suit particular applications. The API takes care of all flash memory and DSP management tasks and can be enhanced on request.

For the pre-recorded voice prompts, the Philips International Language Library (PILL) tools are available for a standard multimedia PC platform under Windows 95. These tools provide a way to compile a range of multi-lingual voice prompts for efficient storage in the speech (flash) memory. The PILL tools support various languages and their grammar adaptations.

4 ORDERING INFORMATION

<table>
<thead>
<tr>
<th>TYPE NUMBER</th>
<th>PACKAGE NAME</th>
<th>DESCRIPTION</th>
<th>VERSION</th>
<th>TEMPERATURE RANGE (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCD6001H</td>
<td>QFP80</td>
<td>plastic quad flat package; 80 leads (lead length 1.95 mm); body 14  20  2.8 mm</td>
<td>SOT318-2</td>
<td>25 to +70</td>
</tr>
<tr>
<td>PCD6001U</td>
<td>U/10</td>
<td>sawn wafer on Film Frame Carrier (delivery as Known Good Dies)</td>
<td></td>
<td>25 to +70</td>
</tr>
</tbody>
</table>
Fig.1 Block diagram.
6 PINNING INFORMATION

6.1 Pinning

Fig. 2 Pin configuration.
### 6.2 Pin description

Table 1 QFP80 package

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>RESET STATE</th>
<th>PIN TYPE(1)</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSEN</td>
<td>1</td>
<td>O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>program store enable (80C51)</td>
</tr>
<tr>
<td>EA</td>
<td>2</td>
<td>I</td>
<td>Z</td>
<td>ucp4mthuwh</td>
<td>external access NOT (80C51)</td>
</tr>
<tr>
<td>ALE</td>
<td>3</td>
<td>O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>address latch enable signal (80C51)</td>
</tr>
<tr>
<td>MA0</td>
<td>4</td>
<td>O</td>
<td>L</td>
<td>ops10c</td>
<td>general purpose output; ( EA = 1; add_low ); ( EA = 0 )</td>
</tr>
<tr>
<td>MA1</td>
<td>5</td>
<td>O</td>
<td>L</td>
<td>ops10c</td>
<td>general purpose output; ( EA = 1; add_low ); ( EA = 0 )</td>
</tr>
<tr>
<td>MA2</td>
<td>6</td>
<td>O</td>
<td>L</td>
<td>ops10c</td>
<td>general purpose output; ( EA = 1; add_low ); ( EA = 0 )</td>
</tr>
<tr>
<td>MA3</td>
<td>7</td>
<td>O</td>
<td>L</td>
<td>ops10c</td>
<td>general purpose output; ( EA = 1; add_low ); ( EA = 0 )</td>
</tr>
<tr>
<td>MA4</td>
<td>8</td>
<td>O</td>
<td>L</td>
<td>ops10c</td>
<td>general purpose output; ( EA = 1; add_low ); ( EA = 0 )</td>
</tr>
<tr>
<td>MA5</td>
<td>9</td>
<td>O</td>
<td>L</td>
<td>ops10c</td>
<td>general purpose output; ( EA = 1; add_low ); ( EA = 0 )</td>
</tr>
<tr>
<td>MA6</td>
<td>10</td>
<td>O</td>
<td>L</td>
<td>ops10c</td>
<td>general purpose output; ( EA = 1; add_low ); ( EA = 0 )</td>
</tr>
<tr>
<td>MA7</td>
<td>11</td>
<td>O</td>
<td>L</td>
<td>ops10c</td>
<td>general purpose output; ( EA = 1; add_low ); ( EA = 0 )</td>
</tr>
<tr>
<td>VDD3V2</td>
<td>12</td>
<td>O</td>
<td>Z</td>
<td>ucp4mthuwh</td>
<td>positive supply 2 (3.0 V) for digital circuitry</td>
</tr>
<tr>
<td>VSS3V1</td>
<td>13</td>
<td>O</td>
<td>Z</td>
<td>ucp4mthuwh</td>
<td>ground supply 1 for digital circuitry</td>
</tr>
<tr>
<td>P1.0/EX2</td>
<td>14</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/EX2 input</td>
</tr>
<tr>
<td>P1.1/EX3</td>
<td>15</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/EX3 input</td>
</tr>
<tr>
<td>P1.2/EX4</td>
<td>16</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/EX4 input</td>
</tr>
<tr>
<td>P1.3/EX5</td>
<td>17</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/EX5 input</td>
</tr>
<tr>
<td>P1.4/EX6</td>
<td>18</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/EX6 input</td>
</tr>
<tr>
<td>P1.5</td>
<td>19</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin</td>
</tr>
<tr>
<td>P1.6/SCL</td>
<td>20</td>
<td>I/O</td>
<td>Z</td>
<td>I^2C400k</td>
<td>80C51 port pin/I^2C-bus clock</td>
</tr>
<tr>
<td>P1.7/SDA</td>
<td>21</td>
<td>I/O</td>
<td>Z</td>
<td>I^2C400k</td>
<td>80C51 port pin/I^2C-bus data</td>
</tr>
<tr>
<td>VSS3V3</td>
<td>22</td>
<td>O</td>
<td>Z</td>
<td>ucp4mthuwh</td>
<td>ground supply 3 for digital circuitry</td>
</tr>
<tr>
<td>SPKRP</td>
<td>23</td>
<td>O</td>
<td>Z</td>
<td>ana</td>
<td>positive output to speaker from CODEC2 (handsfree)</td>
</tr>
<tr>
<td>SPKRM</td>
<td>24</td>
<td>O</td>
<td>Z</td>
<td>ana</td>
<td>negative output to speaker from CODEC2 (handsfree)</td>
</tr>
<tr>
<td>MICP</td>
<td>25</td>
<td>I</td>
<td>0.625 V</td>
<td>ana</td>
<td>positive input from microphone to CODEC2 (handsfree)</td>
</tr>
<tr>
<td>MICM</td>
<td>26</td>
<td>I</td>
<td>0.625 V</td>
<td>ana</td>
<td>negative input from microphone to CODEC2 (handsfree)</td>
</tr>
<tr>
<td>VMIC</td>
<td>27</td>
<td>O</td>
<td>Z</td>
<td>ana</td>
<td>positive microphone supply voltage (2 V)</td>
</tr>
<tr>
<td>VSSA</td>
<td>28</td>
<td>O</td>
<td>Z</td>
<td>ana</td>
<td>ground supply voltage for analog circuits</td>
</tr>
<tr>
<td>VBG</td>
<td>29</td>
<td>O</td>
<td>1.25 V</td>
<td>ana</td>
<td>band gap output voltage (V_{BG})</td>
</tr>
<tr>
<td>VREF</td>
<td>30</td>
<td>O</td>
<td>2.00 V</td>
<td>ana</td>
<td>reference voltage (V_{REF})</td>
</tr>
<tr>
<td>ADOIN</td>
<td>31</td>
<td>I</td>
<td>ana</td>
<td>ana</td>
<td>analog input channel 1 for general purpose ADC</td>
</tr>
<tr>
<td>AD1IN</td>
<td>32</td>
<td>I</td>
<td>ana</td>
<td>ana</td>
<td>analog input channel 2 for general purpose ADC</td>
</tr>
<tr>
<td>DAOOUT</td>
<td>33</td>
<td>O</td>
<td>0.5V_{DDA}</td>
<td>ana</td>
<td>analog output channel for general purpose D/A converter</td>
</tr>
<tr>
<td>VDDA</td>
<td>34</td>
<td>O</td>
<td>ana</td>
<td>ana</td>
<td>positive supply (2.5 V) for analog circuits</td>
</tr>
<tr>
<td>LIFPIN</td>
<td>35</td>
<td>I</td>
<td>0.625 V</td>
<td>ana</td>
<td>positive analog input of CODEC1 (line CODEC)</td>
</tr>
<tr>
<td>LIFMIN2</td>
<td>36</td>
<td>I</td>
<td>0.625 V</td>
<td>ana</td>
<td>negative analog input 2 of CODEC1 (line CODEC)</td>
</tr>
<tr>
<td>LIFMIN1</td>
<td>37</td>
<td>I</td>
<td>0.625 V</td>
<td>ana</td>
<td>negative analog input 1 of CODEC1 (line CODEC)</td>
</tr>
<tr>
<td>LIFMOUT</td>
<td>38</td>
<td>O</td>
<td>Z</td>
<td>ana</td>
<td>negative analog output of CODEC1 (line CODEC)</td>
</tr>
<tr>
<td>SYMBOL</td>
<td>PIN</td>
<td>I/O</td>
<td>RESET STATE</td>
<td>PIN TYPE(1)</td>
<td>DESCRIPTION</td>
</tr>
<tr>
<td>--------------</td>
<td>-----</td>
<td>-----</td>
<td>-------------</td>
<td>-------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>LIFPOUT</td>
<td>39</td>
<td>O</td>
<td>Z</td>
<td>ana</td>
<td>positive analog output of CODEC1 (line CODEC)</td>
</tr>
<tr>
<td>VSSPLL</td>
<td>40</td>
<td></td>
<td></td>
<td>power supply</td>
<td>ground supply for XTAL clock and PLL circuitry</td>
</tr>
<tr>
<td>XTAL2</td>
<td>41</td>
<td>O</td>
<td>running</td>
<td>ana</td>
<td>crystal oscillator output</td>
</tr>
<tr>
<td>XTAL1</td>
<td>42</td>
<td>I</td>
<td></td>
<td>ana</td>
<td>crystal oscillator input</td>
</tr>
<tr>
<td>VDDPLL</td>
<td>43</td>
<td></td>
<td></td>
<td>power supply</td>
<td>positive supply (2.5 V) for XTAL clock and PLL circuitry</td>
</tr>
<tr>
<td>VDD3V3</td>
<td>44</td>
<td></td>
<td></td>
<td>power supply</td>
<td>positive supply (3.0 V) for digital circuitry</td>
</tr>
<tr>
<td>P3.0/MOUT0/DO</td>
<td>45</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/MSK output 0/IOM data output</td>
</tr>
<tr>
<td>P3.1/MOUT/DCK</td>
<td>46</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/MSK output 1/IOM DCK signal</td>
</tr>
<tr>
<td>P3.2/EX0N</td>
<td>47</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/EX0N input</td>
</tr>
<tr>
<td>P3.3/EX1N</td>
<td>48</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/EX1N input</td>
</tr>
<tr>
<td>P3.4/T0</td>
<td>49</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/Timer 0 input</td>
</tr>
<tr>
<td>P3.5/T1</td>
<td>50</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/Timer 1 input</td>
</tr>
<tr>
<td>P3.6/MOUT2/FSC</td>
<td>51</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/MSK output 2/IOM FSC signal</td>
</tr>
<tr>
<td>P3.7/MIN/DI</td>
<td>52</td>
<td>I/O</td>
<td>H</td>
<td>ucp4mthuwh</td>
<td>80C51 port pin/MSK input/OM data input</td>
</tr>
<tr>
<td>VDD3V1</td>
<td>53</td>
<td></td>
<td></td>
<td>power supply</td>
<td>positive supply 1 (2.5 V) for digital circuitry</td>
</tr>
<tr>
<td>TST</td>
<td>54</td>
<td>I</td>
<td>iptd</td>
<td>test input</td>
<td>(recommended to be connected to ground)</td>
</tr>
<tr>
<td>RSTIN</td>
<td>55</td>
<td>I</td>
<td>ipth</td>
<td>reset in</td>
<td></td>
</tr>
<tr>
<td>P4.0/LE</td>
<td>56</td>
<td>I/O</td>
<td>L</td>
<td>ucp4mthuwh</td>
<td>general purpose I/O/LCD enable, configured as OD after reset</td>
</tr>
<tr>
<td>P4.1/FSK</td>
<td>57</td>
<td>I/O</td>
<td>Z</td>
<td>ucp4mthuwh</td>
<td>general purpose I/O/Flash Serial Clock, configured as OD after reset</td>
</tr>
<tr>
<td>P4.2/FSO</td>
<td>58</td>
<td>I/O</td>
<td>Z</td>
<td>ucp4mthuwh</td>
<td>general purpose I/O/Flash Serial Out, configured as OD after reset</td>
</tr>
<tr>
<td>P4.4/FSI</td>
<td>59</td>
<td>I/O</td>
<td>Z</td>
<td>ucp4mthuwh</td>
<td>general purpose I/O/Flash Serial In, configured as OD after reset</td>
</tr>
<tr>
<td>P4.5/GPC</td>
<td>60</td>
<td>I/O</td>
<td>L</td>
<td>ucp4mthuwh</td>
<td>general purpose I/O/GP clock output (crystal clock or microcontroller clock), configured as OD after reset</td>
</tr>
<tr>
<td>VSS3V2</td>
<td>61</td>
<td></td>
<td></td>
<td>power supply</td>
<td>negative supply 2 (ground) for digital circuitry</td>
</tr>
<tr>
<td>P4.3</td>
<td>62</td>
<td>I/O</td>
<td>Z</td>
<td>ucp4mthuwh</td>
<td>general purpose I/O, configured as OD after reset</td>
</tr>
<tr>
<td>RD</td>
<td>63</td>
<td>O</td>
<td>Z</td>
<td>ucp4mthuwh</td>
<td>80C51 read NOT, configured as OD after reset</td>
</tr>
<tr>
<td>WR</td>
<td>64</td>
<td>O</td>
<td>Z</td>
<td>ucp4mthuwh</td>
<td>80C51 write NOT, configured as OD after reset</td>
</tr>
<tr>
<td>P0.0</td>
<td>65</td>
<td>I/O</td>
<td>Z</td>
<td>uceda4mtuwh</td>
<td>80C51 Port 0 input/output</td>
</tr>
<tr>
<td>P0.1</td>
<td>66</td>
<td>I/O</td>
<td>Z</td>
<td>uceda4mtuwh</td>
<td>80C51 Port 0 input/output</td>
</tr>
<tr>
<td>P0.2</td>
<td>67</td>
<td>I/O</td>
<td>Z</td>
<td>uceda4mtuwh</td>
<td>80C51 Port 0 input/output</td>
</tr>
<tr>
<td>P0.3</td>
<td>68</td>
<td>I/O</td>
<td>Z</td>
<td>uceda4mtuwh</td>
<td>80C51 Port 0 input/output</td>
</tr>
<tr>
<td>P0.4</td>
<td>69</td>
<td>I/O</td>
<td>Z</td>
<td>uceda4mtuwh</td>
<td>80C51 Port 0 input/output</td>
</tr>
<tr>
<td>P0.5</td>
<td>70</td>
<td>I/O</td>
<td>Z</td>
<td>uceda4mtuwh</td>
<td>80C51 Port 0 input/output</td>
</tr>
<tr>
<td>P0.6</td>
<td>71</td>
<td>I/O</td>
<td>Z</td>
<td>uceda4mtuwh</td>
<td>80C51 Port 0 input/output</td>
</tr>
<tr>
<td>P0.7</td>
<td>72</td>
<td>I/O</td>
<td>Z</td>
<td>uceda4mtuwh</td>
<td>80C51 Port 0 input/output</td>
</tr>
<tr>
<td>P2.0</td>
<td>73</td>
<td>O</td>
<td>L</td>
<td>ucp4mthuwh</td>
<td>general purpose output, $EA = 1$; add_high; $EA = 0$</td>
</tr>
<tr>
<td>P2.1</td>
<td>74</td>
<td>O</td>
<td>L</td>
<td>ucp4mthuwh</td>
<td>general purpose output, $EA = 1$; add_high; $EA = 0$</td>
</tr>
</tbody>
</table>
Philips Semiconductors

Digital telephone answering machine chip

PCD6001

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>RESET STATE</th>
<th>PIN TYPE(1)</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>P2.2</td>
<td>75</td>
<td>O</td>
<td>L</td>
<td>ucp4mthuwh</td>
<td>general purpose output, EA = 1; add_high; EA = 0</td>
</tr>
<tr>
<td>P2.3</td>
<td>76</td>
<td>O</td>
<td>L</td>
<td>ucp4mthuwh</td>
<td>general purpose output, EA = 1; add_high; EA = 0</td>
</tr>
<tr>
<td>P2.4</td>
<td>77</td>
<td>O</td>
<td>L</td>
<td>ucp4mthuwh</td>
<td>general purpose output, EA = 1; add_high; EA = 0</td>
</tr>
<tr>
<td>P2.5</td>
<td>78</td>
<td>O</td>
<td>L</td>
<td>ucp4mthuwh</td>
<td>general purpose output, EA = 1; add_high; EA = 0</td>
</tr>
<tr>
<td>P2.6</td>
<td>79</td>
<td>O</td>
<td>L</td>
<td>ucp4mthuwh</td>
<td>general purpose output, EA = 1; add_high; EA = 0</td>
</tr>
<tr>
<td>P2.7</td>
<td>80</td>
<td>O</td>
<td>L</td>
<td>ucp4mthuwh</td>
<td>general purpose output, EA = 1; add_high; EA = 0</td>
</tr>
</tbody>
</table>

Note
1. The pin type codes are explained in Section 6.3.

6.3 Pin types

6.3.1 Power Supply Pins

There are 6 different power supply domains (see Fig.3):

- Digital core circuit (2.5 V): VDD3V1/VSS3V1
- Digital periphery circuit (3.0 V): VDD3V2/VSS3V2 and VDD3V3/VSS3V3
- PLL circuits and crystal oscillator (2.5 V): VDDPLL and VSSPLL
- Analog circuits (2.5 V): VDDA and VSSA.

All VSS pins must be connected to the same ground plane on the Printed-Circuit Board (PCB). All 2.5 V VDD pins must be connected to the same power supply. All VDD pins have to be separately decoupled, according to Chapter 18.

6.3.2 Analog Pins

- ana: full ESD protected analog I/O pad (double protection diode).

6.3.3 Digital Pins

- ucp4mthuwh: 4 mA 80C51 I/O pins
- uceda4mtuwh: 4 mA 80C51 I/O pins with input enable
- iptd: input pad buffer; pull-down
- ipth: input pad buffer with Schmitt trigger
- ops10c: output pad; push-pull; 4 mA output drive; 10 ns slew control
- I²C400k: bidirectional open-drain I²C-bus compatible pad.

Fig.3 PCD6001 chip supply rails with protection diodes.
7 FUNCTIONAL DESCRIPTION

7.1 Architecture

The PCD6001 architecture is based on an embedded 8-bit 80C51 microcontroller, a Philips 'REAL' DSP core, two high quality AD/DA CODECs and a 32-kbyte ROM microcontroller memory. Refer to the block diagram in Chapter 5.

The most important DSP peripherals are the:
- CODECs
- DSP program ROM
- DSP RAM
- IOM interface.

The most important microcontroller peripherals are the:
- Memory Control Block (MCB)
- Watchdog Timer
- General purpose ports
- I2C-bus interface
- MSK block (used for digital data transfer and analogue cordless applications).

The MCB, through Ports P0, P2, P4 and Memory Address (MA) can interface to various types of flash memory including serial, parallel or multiplexed command/address/data. Most of the peripherals are controlled via microcontroller special function registers.

The microcontroller initializes and controls the:
- DSP via the DSP to Microcontroller Interface (DMI)
- Speech flash memory via the Memory Control Block (MCB), and P0/P4 port pins
- Clock and power settings via the Timing and Control Block (TICB)
- Analog section via its Special Function Registers (SFR).

7.2 I/O summary

All digital I/O for peripherals such as keyboard, display, line interface and others are handled by the microcontroller via ports P0, P1, P2, P3, P4, and MA.

Port 2 and MA provide 16 general purpose output-only lines (not bit-addressable, push-pull, 4 mA) to drive peripherals. These ports can be used for peripheral control if EA is logic 1. The 4 mA driving level should be adequate to drive a low power LED directly if required.

In addition to these 16 output-only lines, 16 general purpose I/O lines are provided by Ports 1 and 3. Port 1 can handle 5 external interrupts (P1.0 to P1.4) that are also HIGH/LOW interrupt level programmable. Port 1 also contains the I2C-bus. Port 3 can handle an additional 2 external interrupts (P3.2 and P3.3) which are active LOW only. The Timer 0 and Timer 1 inputs are available on Port 3 as for the standard 80C51. Ports 1 and 3 are 80C51 weak pull-up I/O lines with a 4 mA sink capability, with the exception of the I2C-bus lines P1.6 and P1.7 which are open-drain. If the P3 alternate port function for the MSK modem is chosen then the standard I/O is not available on pins P3.0, P3.1, P3.6 and P3.7.

Port 4 lines are 6 more general purpose I/O. They will be configured as open-drain after reset. These open-drains can be connected via pull-up resistors to the telephone system supply or to the mains AC supply. If a flash memory with a different supply voltage (V_DD_FLASH up to 3.3 V) is connected, P4.3 can be pulled-up to this voltage. This is required such that the Chip Enable Not (CEN) input of a flash device is equal to V_DD_FLASH to reduce the standby power consumption. All other Port 4 pins should not be pulled up to a voltage higher than V_DD_DTAM.

In case a CAD flash is used, P4.4 and P4.5 are free bit-addressable ports.

All P4 pins also can be configured to push-pull via the register P4CFG. This brings the total of I/O lines to 38 (of which 16 are output only).

In case an I2C-bus LCD driver is used, P4,0, at which a Latch Enable (LE) function is provided for 68xxx family microcontroller peripherals, is an additional free bit-addressable open-drain I/O port.

The analog interfacing for the PCD6001 consists of the analog audio I/O of the 2 CODECs and 2 additional general purpose analog-to-digital inputs and a general purpose digital-to-analog output for voltage measurement and control respectively. Furthermore a stabilized microphone supply output V_MIC is provided which can be switched on/off for power control.

One audio CODEC is dedicated for the PSTN line communication (CODEC1). This line CODEC has a differential low ohmic analog output which consists of LIFPOUT and LIFMOUT. In case only one of the differential outputs is used, LIFPOUT should be chosen, since the Emergency mode DTMF signal is also available.
The line codec has 3 inputs which are configurable as 2 single-ended inputs LIFMIN1 and LIFMIN2 that can be selected by software control, while LIFPIN is AC coupled to ground. It is also possible to use one of the LIFMIN inputs (leaving the other unconnected) in conjunction with the LIFPIN input as a differential input, in case a high CMRR is required.

The second codec is dedicated for a local microphone and loudspeaker connection (codec2). This handsfree codec has a differential low ohmic analog output which consists of SPKRP and SPKRM. This output can be used either differential or single ended. The speaker output impedance and driving level is not suitable to directly connect a speaker. The handsfree codec has a differential microphone input which consists of MICP and MICM. This differential input features a fixed 16 dB microphone preamplifier.

Both the line and handsfree codec outputs have on-chip filtering for out of band signals such that no external filters are required.

There are 2 8-bit analog-to-digital inputs AD0IN and AD1IN for voltage measurements which can be used for parallel set detection algorithms or battery control. An 8-bit DAC output DAOUT can provide an analog peripheral control signal.

7.3 Overview of functional description
The detailed functional description is divided into separate chapters covering the major functional blocks, as follows:

Chapter 8 “Power supply, reset and start-up”
Chapter 9 “TICB - generation and selection of system clocks”
Chapter 10 “The microcontroller”
Chapter 11 “DSP I/O registers”
Chapter 12 “External memory interface”
Chapter 13 “The CODECs”
Chapter 16 “External I/O interfaces”.

8 POWER SUPPLY, RESET AND START-UP
8.1 Power supply
The PCD6001 core circuitry is supplied by three 3 V supply pairs. The crystal oscillator and PLL are supplied with a separate pair of supply pins to provide a ‘clean’ supply voltage required for low jitter. The following supplies exist:

- VDD3V1 and VSS3V1: digital core supply 1 (2.5 V)
- VDD3V2 and VSS3V2: digital supply 2 (3.0 V)
- VDD3V3 and VSS3V3: digital supply 3 (3.0 V)
- VDDA and VSSA: analog supply (2.5 V)
- VDDPLL and VSSPLL: crystal clock and PLL supply (2.5 V).

8.2 Reset and start-up
After applying the power supply voltage, the chip will need an external Power-on reset via pin RSTIN. RSTIN should remain active (logic 1) until Vth and has to become active again before the power supply drops below Vtr.

The reset via RSTIN is one of 3 possible ways to perform a reset. The following reset conditions exist:

- Wake-up from system off (crystal is off, but power is on) by an external interrupt
- RSTIN, reset in from pin RSTIN
- Watchdog Timer expires.

After a Power-on reset and after a wake-up from system off, a counter is activated, which guarantees that the first instruction fetch of the microcontroller is delayed by at least 4096 clock cycles.

To reduce power consumption during reset, the following reset strategy is used. If the DSP function is not required, it can be switched off by the microcontroller. The DSP reset will then be delayed (until it is switched on again), in order to avoid a large (reset) power consumption.
9 TICB - GENERATION AND SELECTION OF SYSTEM CLOCKS

The TICB generates the clocks for all digital chip blocks, and controls the on/off switching of these blocks by using clock gating. The TICB is controlled via the microcontroller SFR registers SYMOD, CKCON and SPCON. The TICB contains:

- An input section to adapt to different input clock rates
- A clock generation section
- A clock selection section
- The Real-Time Clock for a 1 minute interrupt generation
- The microcontroller interrupt timers (FS_event and TIME_event) and the DSP interrupt timer (FS1) to respectively synchronize the microcontroller and DSP processes.

9.1 Microprocessor, DSP, CODEC and IOM clock generation

Figure 4 shows the TICB input section and the clock generation section.

The clock generation section contains a PLL to generate the clock rates which are higher than the input clock rate. With the input section, a wider variety of input clock frequencies can be adapted to the input frequency values needed by the PLL (3.456 or 3.580 MHz).

In order to save power the PLL can be switched off. This should however only be done when the chip is in the Emergency mode. When switching on the PLL, it takes 40 s (173 emergency clock periods) until the clock frequencies are derived from the PLL output.

Table 2 gives a description of the signals and their values for a crystal frequency of 3.456 and 3.580 MHz.

The clock generation section also contains logic to synchronize the CODEC timing signals and the DSP and microcontroller interrupt timers to an external Frame Sync. (FSC). This synchronization is only activated when using the IOM in Slave mode. If the IOM is activated in Master mode, the TICB generates the DCK and FSC signals from CLK28.

Some of the clock signals can be made available as general purpose clock, for various peripherals needing a clock source such as an PCA1070 line interface. This general purpose clock (GPC) signal is an alternative output of P4.5 and can be turned on with ALTP bit 3. With ALTP bit 2, the source for GPC can be defined. The GPC source is EMG_CLK (normally 3.58 MHz) when bit 2 is logic 0 and the GPC source is C_CLK when bit 2 is set to logic 1. As a spike-free GPC is not guaranteed when switching between these clocks, it is recommended to first set the clock source before switching on the GPC. The ALTP register is described in more detail in Section 16.2.
20.736 MHz for a 3.456 MHz PLL input clock

Fig.4 TICB input section and clock generation.
Table 2  Descriptions and frequency values for signals shown in Fig.4

<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>FUNCTION</th>
<th>VALUE (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>PLL_IN 3.456</td>
</tr>
<tr>
<td><strong>Microprocessor and DSP clock signals</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EMG_CLK</td>
<td>emergency clock</td>
<td>3.456</td>
</tr>
<tr>
<td>CLK_42</td>
<td>DSP selectable clock frequency</td>
<td>41.472</td>
</tr>
<tr>
<td>CLK_28</td>
<td>DSP selectable clock frequency</td>
<td>27.648</td>
</tr>
<tr>
<td>CLK_21</td>
<td>microcontroller selectable clock frequency</td>
<td>20.736</td>
</tr>
<tr>
<td>CLK_14</td>
<td>microcontroller selectable clock frequency</td>
<td>13.824</td>
</tr>
<tr>
<td>CLK_7</td>
<td>DSP and microcontroller selectable clock frequency</td>
<td>6.912</td>
</tr>
<tr>
<td>CLK_1</td>
<td>DSP and microcontroller selectable clock frequency</td>
<td>1.152</td>
</tr>
<tr>
<td><strong>CODEC clock signals</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLK_21</td>
<td>input clock for phase corrected CLK3_OUT</td>
<td>20.736</td>
</tr>
<tr>
<td>CLK3_EMG</td>
<td>EMG_CLK input to CLK_3 multiplexer</td>
<td>3.456</td>
</tr>
<tr>
<td>CLK3_CORR</td>
<td>frequency corrected CODEC clock (24/25 MHz)</td>
<td>3.437(1)(2)</td>
</tr>
<tr>
<td>CLK3_OUT</td>
<td>phase corrected 3.456 MHz CODEC clock</td>
<td>3.456(1)(2)</td>
</tr>
<tr>
<td>CLK14_CODEC</td>
<td>input clock for CODECs</td>
<td>13.824</td>
</tr>
<tr>
<td><strong>IOM clock/timing signals</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCKmaster</td>
<td>the IOM master clock signal DCK generated by the TICB</td>
<td>1.536(1)(3)</td>
</tr>
<tr>
<td>FSCmaster</td>
<td>the IOM master frame sync FSC generated by the TICB</td>
<td>8 kHz(1)(3)</td>
</tr>
</tbody>
</table>

**Notes**
1. These values are only valid if the RTC mode bit CKCON.6 has been set according to the PLL_IN frequency used (see also Table 6).
2. If the IOM Slave mode is activated, these clock signals are synchronized to the externally applied FSC.
3. Proper IOM functionality is only guaranteed at DSP clock frequencies of 28 and 42 MHz. If the IOM Slave mode is activated, the externally applied DCK and FSC signals are used.
4. These master frequencies do not comply to IOM specification. For 3.58 MHz crystal operation, proper IOM functionality is therefore only guaranteed in Master mode.
9.2 System clocks

Figure 5 shows the multiplexers with their input and control signals for the DSP processor clock, the microcontroller clock, the CODEC clock (CLK_3) and the chip input clock frequency. The functional position of the CODEC clock multiplexer is shown in Fig.4.

Fig.5  Clock and event rate selection.
9.2.1 SELECTION OF SYSTEM CLOCKS

Selection of system clocks involves:

- Selection of the crystal input clock in conjunction with PLL on/off selection (SYMOD register)
- Selection of clocks for the DSP, microcontroller and CODEC, together with microcontroller timing interrupt rates (CKCON register)
- Activation, deactivation of individual clocks or deactivation of the whole TICB in order to get an optimum power consumption (SPCON register).

SYMOD, SPCON and CKCON are SFR registers in the digital section which can be directly accessed by the microcontroller. Sections 9.2.2 to 9.2.4 summarize the control registers and settings used for system clock selection.

The activation of the DSP, and the digital part of both CODECs is controlled via the SPCON SFR.

The clock rates of the DSP and microcontroller, and the microcontroller timing interrupt rates are set via the CKCON SFR.

9.2.2 ANALOG SYSTEM MODE REGISTER (SYMOD)

<table>
<thead>
<tr>
<th>Table 3</th>
<th>Analog System Mode Register (SFR address C5H); reset state 00H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>input clock 1</td>
<td>input clock 0</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

9.2.3 SYSTEM POWER AND CLOCK CONFIGURATION REGISTER (SPCON)

<table>
<thead>
<tr>
<th>Table 4</th>
<th>System Power and Clock Configuration Register (SFR address 99H); reset state 00H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>system off</td>
<td>spare</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

9.2.4 CLOCK CONTROL REGISTER (CKCON)

<table>
<thead>
<tr>
<th>Table 5</th>
<th>Clock Control Register (SFR address 9AH); reset state 00H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>EMG mode</td>
<td>RTC mode</td>
</tr>
</tbody>
</table>
Table 6 shows the input clock selection in the analog section of the chip. Note that for 3.456 and 3.58 MHz crystal input clock, no clock division is done prior to inputting it to the PLL. After reset the input clock division rate is by default 1. This means that applications using an input clock frequency other than 3.456 or 3.580 MHz, will have to set the proper division rate, after system start-up. Otherwise proper functionality of the analog blocks is not guaranteed.

Table 6  Input clock selection

<table>
<thead>
<tr>
<th>CKCON.6 (RTC MODE)</th>
<th>SYMOD.7 (input clock 1)</th>
<th>SYMOD.6 (input clock 0)</th>
<th>INPUT CLOCK DIVISION RATIO</th>
<th>CHIP INPUT CLOCK FREQUENCY (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>3.456</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>3.580</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>6.912</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>4</td>
<td>13.824</td>
</tr>
</tbody>
</table>

Note
1. The PCD6001 timing system is based on the 3.456 MHz (or multiples) input clock frequency. In order to be able to use the low cost 3.58 MHz crystal or ceramic resonator, a clock frequency correction is needed for some blocks (RTC, CODEC and IOM). IOM will only operate in Master mode.

Table 7 shows the microcontroller clock frequencies. In Emergency mode (bit 7 of CKCON reset), the EMG_CLK is input directly to the microcontroller. The values of CKCON bits 2 and 3 are then irrelevant. Note that Emergency mode operation is only designed for start-up and POTS mode condition. Peripheral blocks (such as the CODECs and the IOM block) are not guaranteed to work when CKCON bit 7 is reset.

Table 7  Microcontroller clock selection

<table>
<thead>
<tr>
<th>CKCON.7 (EMG mode)</th>
<th>CKCON.3 (micro clock 1)</th>
<th>CKCON.2 (micro clock 0)</th>
<th>SYMOD.5 PLL on/off</th>
<th>MICROCONTROLLER CLOCK FREQUENCY (1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>EMG_CLK</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>do not use (2)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>CLK_1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>CLK_7</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>CLK_14</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>CLK_21</td>
</tr>
</tbody>
</table>

Notes
1. 6 clocks/cycle.
2. If the PLL is switched off when not in Emergency mode, the selected clock would not be available. The micro would hang up. Before CKCON.7 is set to logic 1, SYMOD.5 must be set to logic 1 to activate the PLL.
Table 8 shows the DSP clock frequency settings. Setting the DSP frequency to the correct value according to the operation mode of the DSP is done by the Application Programming Interface (API). Please refer to the API specification for more details.

Table 9 shows CLK_3 selection (CKCON.6/CKCON.7 according to Fig.4). The selection depends on the type of crystal which is connected (determined by RTC mode setting according to Table 6). The setting of CKCON [6:7], thus determines the selection of the CLK_3 source (see Table 2 and Fig.4). If CKCON.7 = 0 to denote Emergency mode - CLK_3 will be derived from the EMG_CLK, as shown in the following tables.

The TICB provides two periodic outputs to the microcontroller: FS_event and TIME_event. FS_event is programmable to 4 different rates. Both outputs are derived from and therefore synchronized to FS1. The outputs are connected to an interrupt input of the microcontroller and called ‘Time_event interrupt’ and ‘FS_event interrupt’ respectively. The selection of the FS_event interrupt rate is done via the CKCON SFR, see Section 9.2.4. Figure 8 shows the generation of these interrupts. Table 10 shows the selection of the FS_event rate. The FS1 clock is provided by the CDCCNTRL block shown in Fig.4.

### Table 8  DSP clock selection

<table>
<thead>
<tr>
<th>CKCON.7 (EMG mode)</th>
<th>CKCON.5 (DSP clock 1)</th>
<th>CKCON.4 (DSP clock 0)</th>
<th>SYMOD.5 (PLL on/off)</th>
<th>DSP CLOCK FREQUENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>EMG_CLK</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>no clock active</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>CLK_1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>CLK_7</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>CLK_42</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>CLK_28</td>
</tr>
</tbody>
</table>

### Table 9  CODEC clock selection

<table>
<thead>
<tr>
<th>CKCON.7 (EMG mode)</th>
<th>CKCON.6 (RTC mode)</th>
<th>CLK_3 SOURCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>EMG_CLK(1)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>CLK3_CORR</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>CLK3_OUT</td>
</tr>
</tbody>
</table>

**Note**
1. A phase corrected CLK_3 clock is not available in Emergency mode (CKCON.7 = 0). For a CLK_3 phase correction (CKCON.6 = 1), CLK_21 must be available.

### Table 10  FS_event rate selection

<table>
<thead>
<tr>
<th>CKCON.1 (FS_event 1)</th>
<th>CKCON.0 (FS_event 0)</th>
<th>FS_event INTERRUPT RATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>FS1/16 500 Hz 2 ms</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>FS1/8 1 kHz 1 ms</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>FS1/4 2 kHz 500 s</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>FS1 8 kHz 125 s</td>
</tr>
</tbody>
</table>
9.3 Real-Time Clock generation

The Real-Time Clock (RTC) divider provides a 1 minute timing signal which is available as an interrupt to the microcontroller. The RTC_CLK input clock is always active, whether the PLL is active or not. Thus the complete chip can be set into Power-down mode (but not System-off mode), where the microcontroller can be woken up by the RTC to maintain the values for date and time. The RTC_CLK is directly derived from the EMG_CLK input clock signal.

Figure 6 shows the RTC clock generation. To divide a 3.456 or a 3.580 MHz clock into a 1 minute RTC signal a 28 bit counter is required to count $60 \cdot 3.456 \cdot 10^6$ clock periods. To determine the number of most significant bits of this counter required for an accurate RTC, the maximum allowed time deviation per month and the crystal accuracy need to be taken into account. The LSB of the 28 counter has an accuracy of $1/(60 \cdot 3.456 \cdot 10^6) = 0.005$ parts-per-million (ppm). Since a normal crystal accuracy is about 10 ppm it is tolerable to have only the 17 MSB of the counter available (10/0.005 = 2000, which implies that the 11 LSB can be disregarded), as shown in Fig. 6.

If one month is set to $30 \cdot 24 \cdot 60 \cdot 60 = 2.6 \cdot 10^6$ seconds, 10 ppm deviation equals 26 seconds per month or about 5 minutes per year.

Since there are 2 possible RTC_CLK values, 3.580 and 3.456 MHz, there are 2 comparators selectable for the

RTC; COMP_3.580 and COMP_3.456. The nominal value of these comparators are (11 LSB are set to logic 0):

COMP_3.580: CCD2800H (RTCON = A5H)
COMP_3.456: C5C1000H (RTCON = 82H).

In Section 9.2 the conditions for the RTC_MODE signal are described. To allow connection of various crystals or ceramic resonators, as well as to provide adjustment of the RTC clock according to the crystal tolerance, 8 of the 17 most significant bits of the comparators are programmable via the SFR register RTCON. The binary values of the comparators are then as shown in Table 11.

Since the accuracy of Q11 is 10 ppm, with the adjustment of the RTC via RTCON an accuracy of ±5 ppm can be achieved. For an RTC pulse every 1 minute the outer limits of the crystal frequency inputs which can be connected are:

COMP_3.580 (max): CCFF800H 3.582600 MHz
COMP_3.580 (min): CC80000H 3.573897 MHz.
COMP_3.456 (max): C5FF800H 3.460267 MHz
COMP_3.456 (min): C580000H 3.451563 MHz.

The default value of RTCON for an input frequency 3.58 MHz is A5H and for an input frequency of 3.456 MHz is 82H.

<table>
<thead>
<tr>
<th>Q27</th>
<th>Q18</th>
<th>Q11</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMP_3.580</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>COMP_3.456</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 11 Comparator contents

Fig.6 Real-Time Clock (RTC) generation.
10 THE MICROCONTROLLER
The embedded MS80C51 microcontroller controls the Digital Telephone Answering Machine (DTAM) chip by means of Special Function Registers (SFRs). SFRs are defined for the blocks MCB, TICB, PCON, DSP, I2C-bus, ports P1, P3 and P4, MA, MSK and ANA (the analog blocks). All of these (except SFR PCON) are shown in the block diagram in Fig.1. The architecture of the microcontroller itself and the interface to these blocks are described in this chapter.

10.1 Microcontroller architecture
The microcontroller architecture and its environment is shown in Fig.7.

The microcontroller has some application-specific peripherals such as the I2C-bus, Watchdog Timer (WD), P1, P3, P4, MCB, External Interface with MA port, SFRs of the DSP block, the TICB and the ANA block. Most of these functions and SFRs are located in the Application Specific Function block (ASF), see Fig.7.

The 80C51 core contains the 80C51 standard functions such as Timer 0 and Timer 1, power-down/idle states and a 15 vector dual-level interrupt controller INT15L2. Furthermore, the microcontroller contains the Metalink enhanced hooks protocol which enables Metalink emulation via ALE, PSEN, EA, P0 and P2. The external program memory access is done via the standard Ports P0 and P2. Connection of external flash memory is done via the P4, P0 and P2 I/O pads. The microcontroller Clock Driver (CD) has no clock divider, which means that the microcontroller operates on 6 microcontroller_CLK clocks per machine cycle.

The 80C51 has a few basic modes of operation: Reset, Normal, Metalink, Test (various) Idle and Power-down. Entering the Metalink mode can be done via inputs ALE and EA during a reset.

The Idle mode can be entered by setting the IDL bit in the PCON register. Leaving the Idle mode can be done via a master reset (RSTIN), any external interrupt, a DSP_event, TIME_event or RTC_event, Timer 0 and Timer 1, I2C-bus interrupt, MSK_event or FS_event; if these interrupts are enabled.

The Power-down mode can be entered by setting the PD bit in PCON. The power-down logic of the microcontroller will turn all microcontroller clocks off.

The TIME_event, DSP_event, RTC_event and EX2 to EX6 are mixed with EX0 (see Fig.10) and therefore make use of the standard wake-up circuitry of the 80C51. These interrupts should be active for more than 6 clocks (read, modify, write of IRQ1 takes 1 instruction) to guarantee the interrupt for the microcontroller.

Setting the PD bit of PCON after setting the system-off bit of SPCON, will trigger the analog section to turn off the oscillator and therefore the whole chip. In order to keep static supply currents minimal, it is advised to switch off the digital-to-analog part of the CODECs before going in this system-off mode. Wake-up from system-off can be done via a RSTIN or an external interrupt EX0 to EX6 (if the EX0 interrupt is enabled) or EX1 (if the EX1 interrupt is enabled). A wake-up from system-off will always reset the PCD6001. The EX interrupt condition should last more than 4096 + 64 + 4 clocks to be sure that the interrupt is handled when entering the normal mode. If the interrupt is shorter the microcontroller will only enter the normal mode after the reset is gone.

10.2 Memory mapping
The memory map of the 80C51 is shown in Fig.8. In addition to all the SFRs, the microcontroller has 128 bytes of directly addressable (DATA) memory, 128 bytes of indirectly addressable (IDATA) memory and 512 bytes of AUX RAM, the on-chip ‘MOVX’ addressable (XDATA) memory. On-chip XDATA memory access can be disabled by setting the ARD bit in PCON to logic 1. The internal 32-kbyte ROM of microcontroller program (CODE) memory can be accessed when EA is set to logic 1.

Via Ports P0, MA, P2 and P4 it is possible to access up to 512 kbytes of external speech data memory stored in a parallel flash memory. A CAD flash memory can also be mapped in this area. A serial (SPI or Microwire compatible) flash memory can be connected to P4 which is controlled by the MCB. Up to 64 kbytes of program (CODE) memory can be connected to the P0, P2 and PSEN pads. This can be any external program memory (like the MON51 target debug ROM) if EA is logic 0.

When the EAM SFR bit (P4CFG.5) is logic 0 (default after reset), the XRAM-mapped control registers can only be accessed if P4.3 is logic 1. Otherwise, XRAM addressing is independent of the value of the P4.3 SFR bit.
Fig. 7 Microcontroller (MS 80C51) architecture and environment.
Fig. 8  Microcontroller memory map.
10.3 SFR mapping
The SFR mapping for the microcontroller is shown in Table 12. All SFRs and their reset states are described in Table 13.

Table 12 SFR mapping

<table>
<thead>
<tr>
<th>SFR ADDRESS (HEX)</th>
<th>SPECIAL FUNCTION REGISTERS 8 BITS EACH</th>
<th>ADDRESSABLE(1)</th>
<th>ONLY BYTE ADDRESSABLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>F8 to FF</td>
<td>IP1(2)</td>
<td></td>
<td>WDT(2)</td>
</tr>
<tr>
<td>F0 to F7</td>
<td>B(2)</td>
<td></td>
<td>WDTKEY</td>
</tr>
<tr>
<td>E8 to EF</td>
<td>IEN1(2)</td>
<td>IX1</td>
<td></td>
</tr>
<tr>
<td>E0 to E7</td>
<td>ACC(2)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D8 to DF</td>
<td>S1CON(2)</td>
<td>S1STA(2)(3)</td>
<td>S1DAT(2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D0 to D7</td>
<td>PSW(2)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C8 to CF</td>
<td>MCON</td>
<td>MBUF</td>
<td>MSTAT</td>
</tr>
<tr>
<td>C0 to C7</td>
<td>IRQ1</td>
<td>INTC</td>
<td>GPADR(3)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>GPADC</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>GPDAR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SYMOD</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DTCOn</td>
</tr>
<tr>
<td>B8 to BF</td>
<td>IP0(2)</td>
<td>XWUD</td>
<td>VREFR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>CDVC1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>CDVC2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>CDTR1(4)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TCTRL(4)</td>
</tr>
<tr>
<td>B0 to B7</td>
<td>P3(2)</td>
<td></td>
<td>PMTR1(4)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>PMTR2(4)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>CDTR2(4)</td>
</tr>
<tr>
<td>A8 to AF</td>
<td>IEN0(2)</td>
<td>MCSC</td>
<td>MCSD</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>ALTP</td>
</tr>
<tr>
<td>A0 to A7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>98 to 9F</td>
<td>P4</td>
<td>SPCON</td>
<td>CKCON</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>RTCON</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>CDTR1(4)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>P4CFG</td>
</tr>
<tr>
<td>90 to 97</td>
<td>P1(2)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>88 to 8F</td>
<td>TCON(2)</td>
<td>TMOD(2)</td>
<td>TL0(2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TL1(2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TH0(2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TH1(2)</td>
</tr>
<tr>
<td>80 to 87</td>
<td>SP(2)</td>
<td>DPL(2)</td>
<td>DPH(2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes
1. SFRs in this column are both bit and byte-addressable.
2. Complies to 80C51 family architecture specification.
3. These registers are read only (all other SFRs are read/write).
4. Reserved register, used for testing purposes. Writing of reserved or undocumented bits might lead to unexpected behaviour of the device (see Section 10.8).
#### Table 13 Microcontroller register list

<table>
<thead>
<tr>
<th>NAME</th>
<th>ADDRESS (HEX)</th>
<th>DESCRIPTION</th>
<th>RESET STATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACC</td>
<td>E0</td>
<td>accumulator</td>
<td>0000 0000</td>
</tr>
<tr>
<td>ALTP</td>
<td>AB</td>
<td>LE and GPC control</td>
<td>X000 0000</td>
</tr>
<tr>
<td>A</td>
<td></td>
<td>accumulator</td>
<td>0000 0000</td>
</tr>
<tr>
<td>B</td>
<td>F0</td>
<td>B register for multiply, divide or scratch</td>
<td>0000 0000</td>
</tr>
<tr>
<td>CKCON</td>
<td>9A</td>
<td>Clock Control Register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>CDVC1</td>
<td>BB</td>
<td>CODEC digital volume control for CODEC1</td>
<td>00XX 0XXX</td>
</tr>
<tr>
<td>CDVC2</td>
<td>BC</td>
<td>CODEC digital volume control for CODEC2</td>
<td>00XX 0XXX</td>
</tr>
<tr>
<td>CDT1</td>
<td>BD</td>
<td>CODEC Test Register 1; see note 1</td>
<td>00XX 0XXX</td>
</tr>
<tr>
<td>CDT2</td>
<td>B7</td>
<td>CODEC Test Register 2; see note 2</td>
<td>00XX 0XXX</td>
</tr>
<tr>
<td>DTCN</td>
<td>C7</td>
<td>line selection and alternative gain control register</td>
<td>XX00 X00X</td>
</tr>
<tr>
<td>DPL</td>
<td>82</td>
<td>data pointer low</td>
<td>0000 0000</td>
</tr>
<tr>
<td>DPH</td>
<td>83</td>
<td>data pointer high</td>
<td>0000 0000</td>
</tr>
<tr>
<td>DTM0</td>
<td>A2</td>
<td>DSP to Microcontroller Communication Register 0 (read only)</td>
<td>0000 0000</td>
</tr>
<tr>
<td>DTM1</td>
<td>A3</td>
<td>DSP to Microcontroller Communication Register 1 (read only)</td>
<td>0000 0000</td>
</tr>
<tr>
<td>DTM2</td>
<td>A4</td>
<td>DSP to Microcontroller Communication Register 2 (read only)</td>
<td>0000 0000</td>
</tr>
<tr>
<td>GPADC</td>
<td>C3</td>
<td>automatic analog-to-digital conversion, channel select, request confirm</td>
<td>XXXX X000</td>
</tr>
<tr>
<td>GPADR</td>
<td>C2</td>
<td>digital value of analog input (read only)</td>
<td>0000 0000</td>
</tr>
<tr>
<td>GPADR</td>
<td>C4</td>
<td>digital value of analog output</td>
<td>1000 0000</td>
</tr>
<tr>
<td>IEN0</td>
<td>A8</td>
<td>Interrupt Enable Register 0</td>
<td>0000 0000</td>
</tr>
<tr>
<td>IEN1</td>
<td>E8</td>
<td>Interrupt Enable Register 1</td>
<td>0000 0000</td>
</tr>
<tr>
<td>INTC</td>
<td>C1</td>
<td>Interrupt Control Register</td>
<td>XXXX X000</td>
</tr>
<tr>
<td>IP0</td>
<td>B8</td>
<td>Interrupt Priority Register 0</td>
<td>X000 0000</td>
</tr>
<tr>
<td>IP1</td>
<td>F8</td>
<td>Interrupt Priority Register 1</td>
<td>0000 0000</td>
</tr>
<tr>
<td>IRQ1</td>
<td>C0</td>
<td>Interrupt Request Flag Register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>IX1</td>
<td>E9</td>
<td>Interrupt Polarity Register</td>
<td>XXX0 0000</td>
</tr>
<tr>
<td>MCSD</td>
<td>AA</td>
<td>Memory Control Serial Data Register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>MCSC</td>
<td>A9</td>
<td>Memory Control Serial Command Register</td>
<td>XXXX 0000</td>
</tr>
<tr>
<td>MTD0</td>
<td>A5</td>
<td>microcontroller to DSP communication register 0</td>
<td>0000 0000</td>
</tr>
<tr>
<td>MTD1</td>
<td>A6</td>
<td>microcontroller to DSP communication register 1</td>
<td>0000 0000</td>
</tr>
<tr>
<td>MTD2</td>
<td>A7</td>
<td>microcontroller to DSP communication register 2</td>
<td>0000 0000</td>
</tr>
<tr>
<td>MCON</td>
<td>C8</td>
<td>MSK Control Register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>MBUF</td>
<td>C9</td>
<td>MSK Data Buffer Register</td>
<td>XXXX XXXX</td>
</tr>
<tr>
<td>MSTAT</td>
<td>CA</td>
<td>MSK Status Register</td>
<td>0X00 0000</td>
</tr>
<tr>
<td>P1</td>
<td>90</td>
<td>general purpose digital I/O</td>
<td>1111 1111</td>
</tr>
<tr>
<td>P3</td>
<td>B0</td>
<td>general purpose digital I/O</td>
<td>1111 1111</td>
</tr>
<tr>
<td>P4</td>
<td>98</td>
<td>P4 can be used to control flash memory</td>
<td>XX01 1110</td>
</tr>
<tr>
<td>P4CFG</td>
<td>9F</td>
<td>P4 configuration and addressing mode register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>PCON</td>
<td>87</td>
<td>Power and Interrupt Control Register</td>
<td>X000 0000</td>
</tr>
<tr>
<td>PMTR1</td>
<td>B5</td>
<td>Power Management Test Register 1; see note 2</td>
<td>0000 0000</td>
</tr>
</tbody>
</table>
**Digital telephone answering machine chip**  

**PCD6001**

<table>
<thead>
<tr>
<th>NAME</th>
<th>ADDRESS (HEX)</th>
<th>DESCRIPTION</th>
<th>RESET STATE(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMTR2</td>
<td>B6</td>
<td>Power Management Test Register 2; see note 2</td>
<td>0000 0000</td>
</tr>
<tr>
<td>PSW</td>
<td>D0</td>
<td>Program Status Word</td>
<td>0000 0000</td>
</tr>
<tr>
<td>RTCON</td>
<td>9B</td>
<td>Real-Time Clock control</td>
<td>0000 0000</td>
</tr>
<tr>
<td>S1CON</td>
<td>D8</td>
<td>I²C-bus Serial Control Register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>S1ADR</td>
<td>DB</td>
<td>I²C-bus own slave address register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>S1DAT</td>
<td>DA</td>
<td>I²C-bus Data Shift Register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>S1STA</td>
<td>D9</td>
<td>I²C-bus Status Register (read only)</td>
<td>1111 1000</td>
</tr>
<tr>
<td>SYMOD</td>
<td>C5</td>
<td>analog system mode control</td>
<td>0000 0000</td>
</tr>
<tr>
<td>SPCON</td>
<td>99</td>
<td>system power and clock configuration</td>
<td>XXX0 0000</td>
</tr>
<tr>
<td>SP</td>
<td>81</td>
<td>Stack Pointer</td>
<td>0000 0111</td>
</tr>
<tr>
<td>TCON</td>
<td>88</td>
<td>Timer/counter Control Register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>TMOD</td>
<td>89</td>
<td>Timer/counter Mode Control Register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>TL0</td>
<td>90</td>
<td>Timer Low Register 0</td>
<td>0000 0000</td>
</tr>
<tr>
<td>TL1</td>
<td>91</td>
<td>Timer Low Register 1</td>
<td>0000 0000</td>
</tr>
<tr>
<td>TH0</td>
<td>92</td>
<td>Timer High Register 0</td>
<td>0000 0000</td>
</tr>
<tr>
<td>TH1</td>
<td>93</td>
<td>Timer High Register 1</td>
<td>0000 0000</td>
</tr>
<tr>
<td>VREFR</td>
<td>BA</td>
<td>Voltage Reference Register</td>
<td>1010 0000</td>
</tr>
<tr>
<td>WDT</td>
<td>FF</td>
<td>Watchdog Timer</td>
<td>0000 0000</td>
</tr>
<tr>
<td>WDTKEY</td>
<td>F7</td>
<td>Watchdog Key Register</td>
<td>0000 0000</td>
</tr>
<tr>
<td>XWUD</td>
<td>B9</td>
<td>external wake-up disable</td>
<td>0000 0000</td>
</tr>
</tbody>
</table>

**Notes**

1. All SFR bits with reset state ‘X’ are either ‘spare’ (i.e. have a memory bit in this position with reset state ‘0’) or ‘-’ (i.e. do not have a physical memory bit in this position). All ‘spare’ bits can be addressed and used as additional general purpose bits. All bits marked ‘-’ cannot be addressed by the user. To see which bits are ‘spare’ or ‘-’ refer to the respective SFR layouts.

2. Reserved registers, used for testing purposes. Writing of undocumented or reserved bits might lead to unexpected behaviour of the device (see Section 10.8).
10.4 Microcontroller interrupts

The microcontroller has 15 interrupt sources, shown below, which can be programmed to have a low or high priority. If enabled these interrupts sources result in jump to the addresses shown in Table 14.

- EX2 to EX6 asynchronous external interrupts via P1.0 to P1.4
- EX0 and EX1 asynchronous external interrupts via P3.2 (INT0N) and P3.3 (INT1N)
- DSP_event
- FS_event
- TIME_event
- I2 C-bus interrupt
- RTC_event
- Timer 0 and Timer 1 interrupt
- MSK interrupt.

The external interrupt configuration of P1 is shown in Fig.9. Pins P1.5, P1.6 and P1.7 cannot be used as external interrupts. The IX1 SFR determines the polarity of the external interrupt sources of P1. Clearing the ‘global enable’ bit in IEN0 disables all interrupt sources. Using IEN0 (and IEN1) each individual external interrupt can be enabled or disabled.

The IRQ1 SFR stores all external interrupts. So if an external interrupt with a low priority is detected during execution of another (high or low priority) interrupt it will be handled just after the return of this interrupt.

The interrupt service routine for an external interrupt must clear the right IRQ1 flag to indicate that it has serviced the interrupt request. Notice that during the interrupt routine this flag can be set again immediately after clearing the IRQ1 flag if the interrupt source is (still) HIGH.

The complete interrupt system is shown in Fig.10. All 15 interrupts are allocated and can be given a low or high priority according to the setting of IP0 and IP1.

Each interrupt source can be individually enabled by means of IEN0 and IEN1.

The IRQ1 and IX.7 registers are clocked (a clock which is active during Idle) and can be set by P1.0 to P1.4, the TIME_event, the DSP_event, the FS_event and the RTC_event. These flags can only be cleared by software. Only TCON.1, TCON.3, TCON.5 and TCON.7 flags are cleared by the interrupt controller hardware. All other flags must be cleared by software.

The polling of a potential interrupt goes from a high priority to a low priority interrupt. Within a high (or low) priority interrupt level the EX0 (if set to high priority) will be polled first followed by the next high priority interrupt.

The interrupt SFRs IP0, IP1, IEN0, IEN1, IRQ1 and IX1 are defined in Sections 10.4.1 to 10.4.6. A flag set to logic 1 in IP0 or IP1 (Tables 15 and 16) causes the corresponding interrupt to have high priority.
**Table 14** Allocation of interrupt sources

<table>
<thead>
<tr>
<th>VECTOR</th>
<th>SOURCE</th>
<th>NUMBER(1)</th>
<th>PRIORITY(2)</th>
<th>DESCRIPTION</th>
<th>IENx/IPx</th>
</tr>
</thead>
<tbody>
<tr>
<td>0003</td>
<td>EX0</td>
<td>0</td>
<td>1</td>
<td>external interrupt 0</td>
<td>IEN0.0/IP0.0</td>
</tr>
<tr>
<td>000B</td>
<td>T0</td>
<td>1</td>
<td>4</td>
<td>Timer 0 interrupt</td>
<td>IEN0.1/IP0.1</td>
</tr>
<tr>
<td>0013</td>
<td>EX1</td>
<td>2</td>
<td>7</td>
<td>external interrupt 1</td>
<td>IEN0.2/IP0.2</td>
</tr>
<tr>
<td>001B</td>
<td>T1</td>
<td>3</td>
<td>10</td>
<td>Timer 1 interrupt</td>
<td>IEN0.3/IP0.3</td>
</tr>
<tr>
<td>0023</td>
<td>MSK_event</td>
<td>4</td>
<td>13</td>
<td>MSK RI or TI interrupt</td>
<td>IEN0.4/IP0.4</td>
</tr>
<tr>
<td>002B</td>
<td>TIME_event</td>
<td>5</td>
<td>2</td>
<td>TIME interrupt</td>
<td>IEN0.5/IP0.5</td>
</tr>
<tr>
<td>0033</td>
<td>FS_event</td>
<td>6</td>
<td>5</td>
<td>FS interrupt</td>
<td>IEN0.6/IP0.6</td>
</tr>
<tr>
<td>003B</td>
<td>EX2</td>
<td>7</td>
<td>8</td>
<td>external interrupt 2</td>
<td>IEN1.0/IP1.0</td>
</tr>
<tr>
<td>0043</td>
<td>EX3</td>
<td>8</td>
<td>11</td>
<td>external interrupt 3</td>
<td>IEN1.1/IP1.1</td>
</tr>
<tr>
<td>004B</td>
<td>EX4</td>
<td>9</td>
<td>14</td>
<td>external interrupt 4</td>
<td>IEN1.2/IP1.2</td>
</tr>
<tr>
<td>0053</td>
<td>EX5</td>
<td>10</td>
<td>3</td>
<td>external interrupt 5</td>
<td>IEN1.3/IP1.3</td>
</tr>
<tr>
<td>005B</td>
<td>EX6</td>
<td>11</td>
<td>6</td>
<td>external interrupt 6</td>
<td>IEN1.4/IP1.4</td>
</tr>
<tr>
<td>0063</td>
<td>I²C-bus</td>
<td>12</td>
<td>9</td>
<td>I²C-bus interrupt</td>
<td>IEN1.5/IP1.5</td>
</tr>
<tr>
<td>006B</td>
<td>DSP_event</td>
<td>13</td>
<td>12</td>
<td>DSP interrupt</td>
<td>IEN1.6/IP1.6</td>
</tr>
<tr>
<td>0073</td>
<td>RTC_event</td>
<td>14</td>
<td>15</td>
<td>RTC interrupt</td>
<td>IEN1.7/IP1.7</td>
</tr>
</tbody>
</table>

**Notes**

1. For some C-compilers ‘1’ has to be added to this number.
2. The interrupt controller supports up to 15 interrupt sources, each with a 2-level (high or low) priority. High priority interrupt is always serviced before a low priority interrupt, but within the high and low levels, interrupts are serviced in the order shown in this column.

![Fig.9 Port 1 external interrupt configuration.](image-url)
10.4.1 Interrupt Priority Register 0 (IP0)

Table 15 Interrupt Priority Register 0 (SFR address B8H): reset state 00H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>priority FS_event</td>
<td>priority TIME</td>
<td>priority MSK</td>
<td>priority T1</td>
<td>priority EX1</td>
<td>priority T0</td>
<td>priority EX0</td>
<td></td>
</tr>
</tbody>
</table>

10.4.2 Interrupt Priority Register 1 (IP1)

Table 16 Interrupt Priority Register 1 (SFR address F8H): reset state 00H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>priority RTC</td>
<td>priority DSP</td>
<td>priority I²C</td>
<td>priority EX6</td>
<td>priority EX5</td>
<td>priority EX4</td>
<td>priority EX3</td>
<td>priority EX2</td>
</tr>
</tbody>
</table>

Fig.10 PCD6001/80C51 interrupt system.
10.4.3 INTERRUPT ENABLE REGISTER 0 (IEN0)

Table 17 Interrupt Enable Register 0 (SFR address A8H); reset state 00H

<table>
<thead>
<tr>
<th></th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>global enable</td>
<td>enable FS_event</td>
<td>enable TIME</td>
<td>enable MSK_event</td>
<td>enable T1</td>
<td>enable EX1</td>
<td>enable T0</td>
</tr>
</tbody>
</table>

10.4.4 INTERRUPT ENABLE REGISTER 1 (IEN1)

Table 18 Interrupt Enable Register 1 (SFR address E8H); reset state 00H

<table>
<thead>
<tr>
<th></th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>enable RTC</td>
<td>enable DSP</td>
<td>enable I²C</td>
<td>enable EX6</td>
<td>enable EX5</td>
<td>enable EX4</td>
<td>enable EX3</td>
</tr>
</tbody>
</table>

10.4.5 INTERRUPT REQUEST FLAG REGISTER (IRQ1)

Table 19 Interrupt Request Flag Register 1 (SFR address C0H); reset state 00H; note 1

<table>
<thead>
<tr>
<th></th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RTC flag</td>
<td>DSP flag</td>
<td>TIME flag</td>
<td>EX6 flag</td>
<td>EX5 flag</td>
<td>EX4 flag</td>
<td>EX3 flag</td>
</tr>
</tbody>
</table>

Note
1. The flags of IRQ1 will be set to logic 1 by hardware if the interrupt occurs. They must be cleared by software in the interrupt service routine.

10.4.6 INTERRUPT POLARITY REGISTER (IX1)

Table 20 Interrupt Polarity Register (SFR address E9H); reset state 00H; note 1

<table>
<thead>
<tr>
<th></th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>spare</td>
<td>spare</td>
<td>spare</td>
<td>polarity EX6</td>
<td>polarity EX5</td>
<td>polarity EX4</td>
<td>polarity EX3</td>
</tr>
</tbody>
</table>

Note
1. A polarity bit set to logic 1 in IX1 will cause the external interrupt to be active HIGH.

10.4.7 INTERRUPT CONTROL REGISTER (INTC)

Table 21 Interrupt Control Register (SFR address C1H); reset state 00H

<table>
<thead>
<tr>
<th></th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>spare</td>
<td>spare</td>
<td>spare</td>
<td>spare</td>
<td>spare</td>
<td>extended wake-up; XWU</td>
<td>FS flag</td>
</tr>
</tbody>
</table>

10.4.8 EXTERNAL WAKE-UP DISABLE REGISTER (XWUD)

Table 22 External Wake-up Disable Register (SFR address B9H); reset state 00H

<table>
<thead>
<tr>
<th></th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RTC XWU disable</td>
<td>DSP XWU disable</td>
<td>TIME XWU disable</td>
<td>EX6 XWU disable</td>
<td>EX5 XWU disable</td>
<td>EX4 XWU disable</td>
<td>EX3 XWU disable</td>
</tr>
</tbody>
</table>
10.5 Interface to DSP

The DSP to Microcontroller Interface (DMI) can be used for the following purposes:

- Transferring compressed speech data from microcontroller to DSP
- Transferring compressed speech data from DSP to microcontroller
- Transferring DSP parameters (DSP mode, tone frequency etc.) from microcontroller (API) to the DSP
- Transferring DSP events (Caller ID, Ring Detect, VOX, Call Progress etc.) to the microcontroller.

The microcontroller and the DSP can communicate by means of 6 SFRs (MTD0, MTD1 and MTD2 and DTM0, DTM1 and DTM2) and 4 DSP I/O registers (DTMC, DTMD, MTDC and MTDD), see Fig. 11. The DTMC and MTDC registers are used for communication and control and the DTM and MTDD registers for transferring data.

The microcontroller and the DSP can communicate by means of 6 SFRs (MTD0, MTD1 and MTD2 and DTM0, DTM1 and DTM2) and 4 DSP I/O registers (DTMC, DTMD, MTDC and MTDD), see Fig. 11. The DTMC and MTDC registers are used for communication and control and the DTM and MTDD registers for transferring data.

The Micro Transmit (MT), DR (DSP receive) and DT (DSP Transmit), Micro Receive (MR) ensure that either the old data is read or new data is read although the DSP and microcontroller operate on different clocks. This can be achieved by means of simple handshake circuitry in either direction. The DR state machine ensures that the DSP will never read new MTDC control data and old MTDD speech data. In order to guarantee proper transitions of the DR state machine the DSP always has to read the DTMC first and afterwards the DTMD IO-register.

The TICB generates the DSP_event interrupt when it receives a dsp_uc_req signal. The dsp_uc_req cannot be generated by the microcontroller because the dsp_event interrupt must be able to wake-up the microcontroller from Power-down.

MTD0/1/2 are written by the microcontroller. After each write to MTD0 the contents of MTD0/1/2 are transferred to the 16-bit register MTDD and the 8-bit register MTDC (the MSB is set to 00H), which can be read by the DSP via the DSP I/O bus. In this way the DSP always receives a valid control byte and a valid 16-bit data word. If MTD0 is written while the DSP is turned off the MTD0 value will be transferred to the MTDC IO-register as soon as the DSP is turned on.

The MTDC and MTDD registers are continuously and immediately read by the DSP after every FS1 interrupt. The microcontroller can write a new word to MTD0/1/2 but has to wait for at least 125 s to be sure that the DSP has read the previous value.

DTM0/1/2 are read by the microcontroller as SFRs. The contents of the DTMD and DTMC registers are transferred to the DTM0/1/2 SFRs when the DSP writes the DTMC register. At this time an interrupt signal called DSP_event is generated to the microcontroller, which triggers the microcontroller to read the DTM0/1/2 SFRs. In this way DSP events and speech data can be transferred easily to the microcontroller. The DSP will transfer a maximum of 3 bytes, one command byte and two data bytes, for example; every 125 s to the microcontroller. Thus one write to DTMC takes place every 125 s.

Similarly, the microcontroller can transfer a maximum of 3 bytes every 125 s to the DSP. Thus one write to MTD0 takes place every 125 s. The default rate for the FS_event interrupt will be FS1/8 resulting in a data transfer rate of 10 words every 10 ms which equals 16 kbits/s. In case a higher rate is needed the FS_event interrupt rate can be switched to FS1/4.

10.6 Interface to Real-Time Clock (RTC)

When the RTC_event interrupt is enabled in IEN1 and the ‘global enable’ bit in IEN0 is set and the PCD6001 is not in Emergency mode (CKCON.7 = 1), the microcontroller will get an RTC_event interrupt every 1 minute. The RTC interrupt service routine must clear the RTC flag. The RTC_event interrupt will also wake-up the microcontroller when it is in the Power-down or in the Idle state. Under power saving conditions this will allow the user to switch off the microcontroller and still maintain an accurate real time clock.
Fig. 11  DSP to Microcontroller Interface (DMI).
10.7 Interface to the Memory Control Block (MCB)

The MCB is a 3-wire serial interface designed to interface with a versatile range of serial flash memories (both Microwire and SPI mode 0/3 compatible slave devices) in parallel with program OTP/external ROM and even external data SRAM.

The 3-wire serial interface consists of a serial data output (FSO) serial data input (FSI) and a serial clock signal (FSK). FSK, FSO and FSI are alternative functions of the general purpose I/O pins P4.1, P4.2 and P4.4. The serial interface is controlled via the MCSC and MCSD SFRs. The FSK and FSO outputs are both open-drain and must be pulled to 3 V with external resistors R_{FSK} and R_{FSO}. The recommended value for both resistors at high FSK speeds (>1 MHz) is 1 kΩ. The MCSC SFR is defined in Section 10.7.1.

Turning the MCB on by setting bit MCSC.3, will switch the FSK and FSO pins to logic 0. A write to MCSD will generate the appropriate FSK/FSO signal. A read from MCSD will only generate 8 FSK pulses and will shift-in the next byte. The shifting and the FSK/FSO signal can be suppressed by setting bit 2 of MCSC. This can be used for reading the last byte out of the serial flash memory during a read sequence. The FSK shift off operation however is not necessary if the MCB is already turned off when reading the MCSD SFR for the last time.

If a serial flash memory is chosen the FSK master clock rate can be selected with bits 0 and 1, as shown in Table 24. The MCB is always master, which means that the FSK clock is always generated by the PCD6001. Depending on the FSK clock rate, the shifting can continue for 8 \times 32 microcontroller_CLK periods. During this period, the microcontroller should not be put in a power saving mode (Idle, Power-down and System-off), otherwise the shifting will stop.

Data coming from or going to the serial flash memory can be accessed by means of the MCSD SFR. This is simply an 8-bit serial shift register. The first FSO and FSI bits are always the most significant bits of MCSD. The first read of the MCSD SFR will only serially load the MCSD SFR with valid data. Therefore, the first read operation must always be followed with another read operation which reads the actual received data out of the MCSD SFR.

The serial shifting of bits into and out of MCSD is done at the same moment: 1 microcontroller clock before the falling edge of FSK (t_{SF}). When the FSK speed is programmed at the highest speed (microcontroller_CLK/4) this shifting will be done in the middle of the FSK HIGH level time. The most time-critical situation is when FSK is only 2 clocks wide and has a frequency of 3.5 MHz (14 MHz/4). In this case make sure that \text{tr(FSK)} , which can be controlled by the value of R_{FSK}, is greater than the hold time requirement of the slave device.

Figure 12 shows how a Microwire compatible device can be accessed with an FSK speed of microcontroller_CLK/4. A SPI mode 0/3 device requires an additional FSK clock falling edge to trigger the slave device to generate valid data on the FSI line. The SPI mode 3 can be achieved by starting with FSK high when the device is turned on (turn MCB on after asserting the chip enable of the slave device) and by ending with FSK. The SPI mode 0 can be achieved by generating an additional FSK pulse (by turning the MCB off and on again, see Fig.12) between the last write to MCSD and the first read of MCSD.

A variety of serial flash memory driver software packages is included in the API software for the microcontroller that is provided with the chip.

An application note is available to help implementation of the software for the SPI.

10.7.1 MEMORY CONTROL SERIAL COMMAND REGISTER (MCSC)

Table 23 Memory Control Serial Command Register (SFR address A9H)

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>spare</td>
<td>spare</td>
<td>spare</td>
<td>spare</td>
<td>MCB on</td>
<td>shift off</td>
<td>FSK rate 1</td>
<td>FSK rate 0</td>
</tr>
</tbody>
</table>

Table 24 Selection of FSK clock rate

<table>
<thead>
<tr>
<th>MCSC.1</th>
<th>MCSC.0</th>
<th>FSK CLOCK RATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>microcontroller_CLK/4</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>microcontroller_CLK/8</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>microcontroller_CLK/16</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>microcontroller_CLK/32</td>
</tr>
</tbody>
</table>
Table 25 MCB timing

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{FSK}$</td>
<td>FSK period</td>
<td>$N \cdot t_{micro_clock}$; note 1</td>
</tr>
<tr>
<td>$t_{su(FSO)}$</td>
<td>FSO setup time with respect to the rising edge of FSK</td>
<td>$(N/2 + 1) \cdot t_{micro_clock} - t_r(FSO)$</td>
</tr>
<tr>
<td>$t_h(FSO)$</td>
<td>FSO hold time with respect to the rising edge of FSK</td>
<td>$(N/2 - 1) \cdot t_{micro_clock} - t_r(FSK)$</td>
</tr>
<tr>
<td>$t_r(FSK)$</td>
<td>FSK rise time</td>
<td>note 2</td>
</tr>
<tr>
<td>$t_r(FSO)$</td>
<td>FSO rise time</td>
<td>note 2</td>
</tr>
<tr>
<td>$t_{su(FSI)}$</td>
<td>FSI setup time with respect to the internal shift clock</td>
<td>$(N/2 + 1) \cdot t_{micro_clock} - t_V(FSI)$</td>
</tr>
<tr>
<td>$t_h(FSI)$</td>
<td>FSI hold time with respect to the internal shift clock</td>
<td>$&gt; t_{micro_clock}$</td>
</tr>
<tr>
<td>$t_V(FSI)$</td>
<td>FSI valid time with respect to the falling edge of FSK</td>
<td>depending on the used flash memory</td>
</tr>
</tbody>
</table>

Notes
1. $N$ depends on the chosen FSK clock rate and can be 4, 8, 16 and 32.
2. The rise time of FSK and FSO depends on the externally connected pull-up resistor and the capacitive load.
10.7.2 PARALLEL FLASH INTERFACE
If a parallel (4-Mbit) flash memory is chosen Table 26 is valid.

Table 26  Using P4 with 4-Mbit parallel flash memory

<table>
<thead>
<tr>
<th>P4.2</th>
<th>P4.1</th>
<th>P4.0</th>
<th>ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Bank 0: 00000H to 0FFFFH</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Bank 1: 10000H to 1FFFFH</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Bank 2: 20000H to 2FFFFH</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Bank 3: 30000H to 3FFFFH</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Bank 4: 40000H to 4FFFFH</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Bank 5: 50000H to 5FFFFH</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Bank 6: 60000H to 6FFFFH</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Bank 7: 70000H to 7FFFFH</td>
</tr>
</tbody>
</table>

Since parallel flash memory has a much larger addressing range than the 64 kbytes addressing capability of the 80CL51, additional addressing is done by means of the P4 SFR and the P4 I/O pad. The P4 SFR is connected to Port P4 as shown in Table 27.

Table 27  P4 pin behaviour (alternative pin functions)

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5(1)</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>P4.5/GPC</td>
<td>P4.4/FSI</td>
<td>P4.3</td>
<td>P4.2/FSO</td>
<td>P4.1/FSK</td>
<td>P4.0/LE</td>
</tr>
</tbody>
</table>

Note
1. The alternative outputs (GPC, FSI, FSO, FSK and LE) are connected with the general purpose outputs via an AND logic gate. Therefore when using the alternative functions the corresponding port bits have to be set to a logic 1.

10.7.2.1 Port 4 Register (P4)

Table 28  Port 4 Register (SFR address 98H); reset state 1EH

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P4.7</td>
<td>P4.6</td>
<td>P4.5</td>
<td>P4.4</td>
<td>P4.3</td>
<td>P4.2</td>
<td>P4.1</td>
<td>P4.0</td>
</tr>
</tbody>
</table>
10.8 The test registers CDTRx, PMTRx and TCTRL

The special function registers CDTR1, CDTR2, PMTR1, PMTR2 and TCTRL can put the DSP or CODECs into various test modes. In these test modes normal operation is not guaranteed. The output behaviour of P3 can be changed and the DSP test modes can lead to a higher current consumption and to malfunction of the DSP. Three bits however are accessible by the user: CDTR2.0, PMTR2.0 and PMTR2.2. See Tables 29 and 30 for detailed description.

Table 29  CDTR2 (98H) bit assignment; reset state 00H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>reserved</td>
<td>reserved</td>
<td>reserved</td>
<td>reserved</td>
<td>reserved</td>
<td>reserved</td>
<td>reserved</td>
<td>avo_off(1)</td>
</tr>
</tbody>
</table>

Table 30  PMTR2 (98H) bit assignment; reset state 00H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>reserved</td>
<td>reserved</td>
<td>reserved</td>
<td>reserved</td>
<td>reserved</td>
<td>reserved</td>
<td>atc_chop_en(2)</td>
<td>reserved</td>
</tr>
</tbody>
</table>

Notes
1. For minimum current consumption in POTS mode (telephone line supplied operation), two bits of these registers have to be set (PMTR2.0 = 1, CDTR2.0 = 1).
2. For best noise performance of the Sigma Delta AD, chopping has to be enabled (PMTR2.2 = 1).

10.9 Interface to Timing and Control Block (TICB)

The interface to the TICB consists of the special function registers SPCON, CKCON and RTCON and the signals microcontroller_CLK_EN, microcontroller_CLK, FS_event, Time_event and RTC_event. The signals are described in Section 10.1.

10.10 Power and Interrupt Control Register (PCON)

Table 31  Power and Interrupt Control Register (SFR address 87H); reset state 00H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>spare</td>
<td>ARD</td>
<td>spare</td>
<td>WLE/EW</td>
<td>GF1</td>
<td>GF0</td>
<td>PD</td>
<td>IDL</td>
</tr>
</tbody>
</table>

Table 32  Description of PCON bits

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>Spare, may be used as general purpose bit.</td>
</tr>
<tr>
<td>6</td>
<td>ARD</td>
<td>AUX-RAM Disable. If ARD = 1, then the access of a MOVX instruction to the 512 bytes of the AUX-RAM is disabled. If ARD = 1, then a MOVX operation can access the lower 512 bytes of the external memory. The upper part of the external memory can always be accessed independently of the setting of the ARD bit.</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>Spare, may be used as general purpose bit.</td>
</tr>
<tr>
<td>4</td>
<td>WLE/EW</td>
<td>Watchdog Load Enable. This flag must be set by software prior to loading the Watchdog Timer. The flag is reset when the timer is loaded. See Section 10.10.3</td>
</tr>
<tr>
<td>3</td>
<td>GF1</td>
<td>General Purpose Flag 1.</td>
</tr>
<tr>
<td>2</td>
<td>GF0</td>
<td>General Purpose Flag 0.</td>
</tr>
<tr>
<td>1</td>
<td>PD</td>
<td>Power-down mode select. Setting this bit activates the Power-down mode; see Section 10.10.2.</td>
</tr>
<tr>
<td>0</td>
<td>IDL</td>
<td>Idle mode select. Setting this bit activates the Idle mode; see Section 10.10.2.</td>
</tr>
</tbody>
</table>
10.10.1 IDLE MODE

In the Idle state Timer 0 and Timer 1 and the I²C-bus controller are still clocked. The CPU status along with all SFRs, main RAM and AUX RAM registers are preserved. Leaving the Idle state can be done by any enabled interrupt or reset. The microcontroller hardware will clear the Idle flag and start executing the interrupt. When the interrupt is serviced (RETI instruction) the microcontroller will execute the next instruction following the instruction that put the microcontroller in the idle state.

10.10.2 POWER-DOWN MODE

In the Power-down state the clock of the entire microcontroller with its peripherals is off. The CPU status along with all SFRs, main RAM and AUX RAM registers are preserved. Leaving the Power-down state can be done by any active enabled interrupt source or reset.

The microcontroller hardware will clear the PD flag and start executing the interrupt. When the interrupt is serviced (RETI instruction) the microcontroller will execute the instruction following the instruction that put the microcontroller in the PD state.

Toggling of the ALE signal (for enhanced EMC performance) is not supported.

10.10.3 THE WATCHDOG CIRCUITRY

The purpose of the watchdog is to reset the microcontroller if it enters erroneous states caused by EMI or bugs in the software that cannot be detected or eliminated.

When enabled the watchdog circuitry will generate a reset if the user program fails to reload the Watchdog Timer within a specified length of time known as the watchdog interval.

The watchdog interval is calculated as follows:

\[ T_{WD} = \frac{(256 - \text{WDT}) \times 12287}{\text{microcontroller_CLK}} \]

The programmer should implement the following protocol:

1. Write the key value 55H to the WDTKEY SFR to disable the watchdog.
2. Set the WLE/EW bit to logic 1 to initially enable the watchdog. WLE/EW now functions as a WLE bit. Only a reset can clear the EW bit.
3. Enable the Watchdog Timer by writing a value not equal to 55H to the WDTKEY SFR. This is only necessary if the previous value of the WDTKEY register was 55H. The value after reset is 00H.
4. Enable the load of the WDT SFR by setting the WLE bit to logic 1.
5. Load the watchdog interval by writing the required value into the WDT SFR. After the load the WLE bit is set to logic 0 again by the watchdog hardware. The value of WDT is 00H after reset.
6. Write a value not equal to 55H to the WDTKEY SFR to enable the watchdog.
7. Repeat steps 4 and 5 in the user software before the Watchdog Timer expires.

Note in Metalink emulation mode the watchdog cannot be used, the watchdog reset will reset the entire chip.
10.11 I2C-bus

The serial port I2C-bus is a simple bidirectional 2-wire bus for efficient inter IC data exchange. The I2C-bus consists of a data line (SDA) and a clock line (SCL). These lines also function as I/O Port P1.7 and P1.6 respectively. The system is unique because data transport, clock generation, address recognition and bus arbitration are all controlled by hardware. The I2C-bus serial I/O has complete autonomy in byte handling and supports all four I2C-bus operating modes:

- Master transmitter
- Master receiver
- Slave transmitter
- Slave receiver.

The I2C-bus block contains 4 SFR registers. The mode of operation is controlled by the S1CON register. S1STA is the status register whose contents may also be used as a vector to various service routines. S1DAT is the data shift register and S1ADR is the slave address register. Slave address recognition is performed by hardware.

An application note is available to help implementation of the software for the I2C-bus.

![Fig.13 I2C-bus serial I/O.](image-url)
10.11.1 SERIAL CONTROL REGISTER (S1CON)

Two bits are affected by the I^2^C-bus hardware, the SI bit is set to logic 1 when a serial interrupt is requested, and the STO bit is set to logic 0 (cleared) when a STOP condition is present on the I^2^C-bus. The STO bit is also cleared when ENS1 = 0. When the I^2^C-bus block is in the Master mode the serial clock frequency is determined by the clock rate bits CR[2:0].

Table 33 Serial Control Register (SFR address D8H)

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>CR2</td>
<td>Clock rate. This bit along with bits CR1 and CR0 determines the serial clock frequency when I^2^C-bus is in Master mode, see Table 35.</td>
</tr>
<tr>
<td>6</td>
<td>ENS1</td>
<td>When this bit is set to logic 0 the I^2^C-bus is disabled, outputs SDA and SCL are in the high-impedance state, and P1.6 and P1.7 function as open-drain ports. With this bit set to logic 1 the I^2^C-bus is enabled. The P1.6 and P1.7 port latch must be set to logic 1.</td>
</tr>
<tr>
<td>5</td>
<td>STA</td>
<td>Start flag. When the STA bit is set to logic 1 in Slave mode, the I^2^C-bus hardware checks the status of the I^2^C-bus and generates a START condition if the bus is free. If STA is set to logic 1 while the I^2^C-bus is in Master mode, the I^2^C-bus transmits a repeated START condition.</td>
</tr>
<tr>
<td>4</td>
<td>STO</td>
<td>Stop flag. With this bit set to logic 1 while in Master mode a STOP condition is generated. When a STOP condition is detected on the bus, the I^2^C-bus hardware clears the STO flag. In the Slave mode, the STO flag may also be set to logic 1 to recover from an error condition. In this case no STOP condition is transmitted to the I^2^C-bus. However, the I^2^C-bus hardware behaves as if a STOP condition has been received and releases SDA and SCL. The I^2^C-bus then switches to the 'not addressed' receiver mode. The STO flag is automatically cleared by hardware.</td>
</tr>
<tr>
<td>3</td>
<td>SI</td>
<td>I^2^C-bus interrupt flag. When this flag is set to logic 1, an acknowledge is returned (i.e. an interrupt is generated) after any one of the following conditions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A start condition is generated in Master mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Own slave address received during AA = 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>General call address received while S1ADR[0] = 1 and AA = 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Data byte received or transmitted in Master mode (even if arbitration is lost)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Data byte received or transmitted as selected slave</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Stop or start condition received as selected slave receiver or transmitter.</td>
</tr>
<tr>
<td>2</td>
<td>AA</td>
<td>Assert Acknowledge. When set to logic 1 an acknowledge will be returned during the acknowledge clock pulse on SCL when:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Own slave address is received</td>
</tr>
<tr>
<td></td>
<td></td>
<td>General call address is received while S1ADR[0] = 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Data byte is received while device is a selected slave.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>With AA = 0 no acknowledge will be returned. Consequently, no interrupt is requested when the ‘own slave address’ or general call address is received.</td>
</tr>
<tr>
<td>1</td>
<td>CR1</td>
<td>Clock rate. These 2 bits along with the CR2 bit determine the serial clock frequency when I^2^C-bus is in Master mode, see Table 35.</td>
</tr>
<tr>
<td>0</td>
<td>CR0</td>
<td>Clock rate. These 2 bits along with the CR2 bit determine the serial clock frequency when I^2^C-bus is in Master mode, see Table 35.</td>
</tr>
</tbody>
</table>
Table 35 \(\text{I}^2\text{C}\)-bus bit frequencies in Master mode

<table>
<thead>
<tr>
<th>CR2</th>
<th>CR1</th>
<th>CR0</th>
<th>(f_{\text{microcontroller clk}}) DIVIDED BY</th>
<th>(\text{I}^2\text{C})-BUS BIT FREQUENCY (kHz) at (f_{\text{microcontroller clk}})</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.9 MHz</td>
<td>3.58 MHz</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>90</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>20</td>
<td>45</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>30</td>
<td>30</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>40</td>
<td>22</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>80</td>
<td>11</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>120</td>
<td>7.5</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>160</td>
<td>5.6</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note that any \(\text{I}^2\text{C}\)-bus device tolerates a maximum and sometimes a minimum SCL frequency. The correct setting of bits CR2, CR1 and CR0 using a specific microcontroller clock frequency is therefore important.

10.11.2 STATUS REGISTER (S1STA)

S1STA is an 8-bit read-only register. Its contents may be used as a vector to a service routine. This optimizes the response time of the software and consequently the \(\text{I}^2\text{C}\)-bus.

Table 36 Status Register (SFR address D9H); reset state F8H

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 to 3</td>
<td>SC[4:0]</td>
<td>contains the status code defined by the (\text{I}^2\text{C}) protocol</td>
</tr>
<tr>
<td>2 to 0</td>
<td></td>
<td>not used, all bits are 0</td>
</tr>
</tbody>
</table>

10.11.3 DATA SHIFT REGISTER (S1DAT)

S1DAT contains the serial data to be transmitted or data that has just been received. Bit 7 is transmitted or received first.

Table 37 Data Shift Register (SFR address DAH); reset state 00H

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 to 0</td>
<td>S1DAT[7:0]</td>
<td>(\text{I}^2\text{C})-bus serial data</td>
</tr>
</tbody>
</table>

10.11.4 ADDRESS REGISTER (S1ADR)

This 8-bit ‘own address register’ may be loaded with the 7-bit address to which the controller will respond when programmed as a slave receiver/transmitter. The LSB bit GC is used to determine whether the general CALL address is recognized.

Table 38 Address Register (SFR address DBH); reset state 00H

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 to 1</td>
<td>SLA[6:0]</td>
<td>(\text{I}^2\text{C})-bus address</td>
</tr>
<tr>
<td>0</td>
<td>GC</td>
<td>0: general CALL address is not recognized</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: general CALL address is recognized</td>
</tr>
</tbody>
</table>
**10.12 MSK modem**

The MSK modem is used for in-band signalling between handset and base in analog cordless telephone systems CT0, CT1 and CT1+. The MSK modems receiver and transmitter can be enabled separately. Receive and transmit interrupts can wake-up the microcontroller during its power saving Idle mode. The baud rates are programmable between 1200 and 4800 baud. Figure 14 shows the functional diagram of the MSK modem.

The MIN input is the alternative input of P3.7 and MOUT[2:0] is the alternative output of P3.0, P3.1 and P3.6. The RX and TX mute can be done in software by any pin of MA, P1, P3 and P2. The MTI and MRI interrupts are OR-ed together to a single interrupt called msk_int. So the msk_in interrupt handler should investigate the status of the MRI and MTI bit in the MCON SFR.

The MOUT[2:0] outputs and the MIN input are alternative functions of P3.0, P3.1, P3.6 and P3.7. The MOUT[2:0] outputs are ‘111’ when the MSK transmitter is disabled (default after reset). Therefore, P3.0, P3.1, P3.6 and P3.7 can still be used as general purpose I/O ports. Setting bit 7 of MSTAT will invert the MIN polarity.

The modem has the following features:
- Full-duplex operation via 8-bit parallel interface; the message is fully Manchester coded/decoded
- Automatic detection of 16 bit Manchester preamble pattern
- The last received 4 bits of the preamble pattern are programmable
- Receiver full, transmitter empty indication bits
- Manchester coding and decoding for clock recovery and early error detection
- Programmable input polarity
- Baud rate selection from 1200, 2400, 3600 and 4800 baud with internal modem timer
- Receiver and transmitter off-states with no power consumption.
Fig. 14  MSK modem functional diagram.
10.12.1 80C51 MICROCONTROLLER INTERFACE.

The modem block interfaces to the microcontroller via the interrupt signal MSK_INT and via the control and data SFRs MCON, MSTAT and MBUF. The MSK modem receive and transmit registers are both accessed via the SFR MBUF. Writing to MBUF loads the transmit register and reading MBUF accesses a physically separate receive register.

10.12.1.1 MSK Modem Control Register (MCON)

Table 39 MSK Modem Control Register (SFR address C8H)

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 to 4</td>
<td>MPR[3:0]</td>
<td>Preamble pattern. These 4 bits define the modem's preamble pattern.</td>
</tr>
<tr>
<td>3 to 2</td>
<td>MB[1:0]</td>
<td>RX/TX frequency. These 2 bits define the modem transmit/receive frequency; see Table 41.</td>
</tr>
<tr>
<td>1</td>
<td>MTEN</td>
<td>Modem Transmitter Enable. If set the transmitter is active and MOUT[2:0] will get the value &lt;100&gt; if no data is transmitted. If reset, MOUT[2:0] will get the value &lt;111&gt; to zero the currents in the resistive DAC; see note 1.</td>
</tr>
<tr>
<td>0</td>
<td>MREN</td>
<td>Modem Receiver Enable. If set the modem receiver is active and scans for Manchester data; see note 1.</td>
</tr>
</tbody>
</table>

Note

1. If both the transmitter and the receiver are disabled (MTEN = 0 and MREN = 0), the clock of the MSK modem is switched off. It is advised to use this state for power saving.

Table 40 Selection of the modem's baud rates

<table>
<thead>
<tr>
<th>MB1</th>
<th>MB0</th>
<th>MODEM BAUD RATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1200 baud</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2400 baud</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>3600 baud</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>4800 baud</td>
</tr>
</tbody>
</table>

10.12.1.2 MSK Modem Status Register (MSTAT)

Table 42 MSK Modem Status Register (SFR address CAH), reset state 00H

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>MPOL</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>MRF</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>MRE</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>MRP</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>MRL</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>MTI</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>MRI</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 43  Description of MSTAT bits

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>MPOL</td>
<td>MIN polarity switch. If MPOL = 1, the value of the MIN pin is inverted before being applied to the MSK block.</td>
</tr>
<tr>
<td>5</td>
<td>MRF</td>
<td>Modem receiver full flag. This bit is set when MBUF holds a newly received byte. MRF is reset if the receiver is disabled (MREN = 0) or by reading MBUF. This bit is read-only. Writing to it will have no effect.</td>
</tr>
<tr>
<td>4</td>
<td>MRE</td>
<td>Modem Receiver Error flag. Indicates the reception of a non-Manchester bit. This bit is set by hardware and is reset by reading MBUF, by disabling the receiver (MREN = 0) or by resetting MRI. This bit is read-only. Writing to it will have no effect.</td>
</tr>
<tr>
<td>3</td>
<td>MRP</td>
<td>Modem Receiver Preamble flag. This bit is set by hardware when the modem recognized the programmed preamble pattern (AAAH, MPR3 to MPR0) after locking the receiver clock (MRL = 1). MRP is reset by hardware if the receiver is disabled (MREN = 0) or if non-Manchester data is received (MRE = 1). This bit is read-only. Writing to it will have no effect.</td>
</tr>
<tr>
<td>2</td>
<td>MRL</td>
<td>Modem Receiver Clock Locked flag. This bit is set when the clock of the receiver is locked, i.e. when the receiver has detected Manchester data but has not found the preamble pattern yet. MRL is reset when the receiver detects a non-Manchester bit or when the receiver is disabled. This bit is read-only. Writing to it will have no effect.</td>
</tr>
<tr>
<td>1</td>
<td>MTI</td>
<td>Modem Transmit Interrupt flag. Indicates MBUF is empty to accept a new byte for transmission. This bit is reset by writing to MBUF or by writing a 0 to it. Writing a 1 to MTI will set the bit. This allows to generate a hardware interrupt by software.</td>
</tr>
<tr>
<td>0</td>
<td>MRI</td>
<td>Modem Receive Interrupt flag. Indicates: Modem Receiver Full (MRF = 1) or Modem Receiver Error (MRE = 1) or Modem Receiver Preamble (MPR = 1) or Modem Receiver Clock Locked (MRL = 1) This bit is reset by reading MBUF or by writing a logic 0 to MRI. A reset of MRI will also reset MRE. Writing a logic 1 to MRI will have no effect.</td>
</tr>
</tbody>
</table>

10.12.1.3  MSK Modem Data Buffer (MBUF)

Table 44  MSK Modem Data Buffer (SFR address C9H)

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
<td>D5</td>
</tr>
</tbody>
</table>

Table 45  Description of MBUF bits

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 to 0</td>
<td>D7 to D0</td>
<td>Writing to MBUF will load the data in the transmit buffer and automatically start a transmission at MOUT if the transmitter is enabled (MTEN = 1). A new byte can be loaded after MTI is set. If a new byte is loaded before the setting of MTI then the previous byte will be lost. After data has been received at MIN, indicated by MRI, the received byte can be read from MBUF.</td>
</tr>
</tbody>
</table>
10.12.2 DATA TRANSMISSION

Data transmission is enabled if bit MTEN in register MCON is set to logic 1. If MTEN is logic 0, data transmission is disabled and MOUT[2:0] is set to <111> to zero the currents in the resistive DAC. Setting MTEN to logic 1 sets MOUT[2:0] to the Idle value <100>. This results in a value close to 0.5VDD on the output signal of the external DAC. Transmission is started by loading the first byte into register MBUF. All bytes are transmitted starting with the MSB.

A message is transferred in a block of 3 or more bytes, the first two bytes being the programmed Manchester preamble pattern. In order to insert the preamble pattern, the first two bytes AAH and AxH (with x being the MPR[3:0] values programmed in the receiver MSK modem) have to be written to MBUF by software. After this, the first byte of the message is written to MBUF.

As soon as MBUF is ready to accept new input, signal MTI is set. A new byte written to MBUF automatically clears MTI. The time between two MTI interrupts is:

$$T = 8 \frac{1}{\text{baud rate}}$$

(e.g. for 1200 baud, T = 6.7 ms).

If no new byte is written to MBUF at the end of a byte transmission, the modem transmitter stops transmission and MOUT[2:0] is set to the Idle state <100>. In this case MTI must be cleared explicitly. If MTEN is reset during transmission, the transmitter will finish the transmission of the current byte and then will set MOUT[2:0] to the off state <111>. No interrupt on MTI will be generated at the end of the transmission.

During reception, a digital PLL re-synchronizes on the active transition of every bit. This allows a continuous transmission of long messages. Figure 15 shows a possible timing diagram of data transmission.

---

Fig.15 Data transmission timing diagram.
10.12.3 DATA RECEPTION

A message is received as a block of one or more data bytes. When enabled, the receiver starts sampling MIN and tries to detect a Manchester pattern. As soon as 3 consecutive Manchester bits are detected the receiver clock is locked (MRL = 1) and the receiver starts scanning the incoming data for the programmed Manchester preamble pattern. When the modem recognizes the preamble pattern, bit MRP is set to logic 1. If a non-Manchester bit is detected before finding the preamble pattern then MRL is reset and MRE is set to logic 1. The synchronization process has to restart. If the preamble pattern has been detected the receiver starts to Manchester decode the incoming data bits and shifts them into an internal register. After eight bits the contents of the internal register are copied to MBUF and MRF bit is set to logic 1. The received byte can be read from MBUF while receiving continues in the internal register. If a non-Manchester bit is received during data reception then MRE is set to logic 1 and MRL and MRP are reset. The receiver has to resynchronize before receiving new data.

Whenever one of the bits MRF, MRE, MRP and MRL is set the MRI bit is also set and an MRI interrupt is generated. This means that when an MRI interrupt occurs the 4 status bits have to be polled by software. The bit MRL allows the software to decide very quickly whether an occupied channel contains Manchester coded data or not. The MRP bit is used to find the start of data transmission in a message that is repeated over and over again. MRE is used to detect a Manchester error, which is a violation of the Manchester coding rule that the received level should change in the middle of a bitcell. The MRF bit indicates that the data in MBUF is ready to be read by the software. During data reception the time between two settings of MRF (each one generating an MRI interrupt) is;

\[ T = \frac{1}{\text{baud rate}} \]

Figure 16 shows an example of the timing diagram of data reception.

![Data reception timing diagram](image-url)
10.12.4 Manchester Coding of Data

The bits of the data byte written in MBUF are Manchester encoded as shown in Fig. 17. A logic 1 is coded as a LOW-to-HIGH transition in the middle of a bitcell, a logic 0 is coded as a HIGH-to-LOW transition. The Manchester encoded signal contains redundancy for early error detection in received bits. A non-matching 1 and 0 or 0 and 1 pair indicates an error condition. The Manchester encoded signal has a polarity change in each bitcell.

10.12.5 Waveform Generation with MOUT[2:0]

The 3 digital output pins MOUT[2:0] should be used as an input to a 3-bit external DAC. The signals can be connected via external resistors R2, R1 and R0 to a summation point and then be filtered with an external capacitor C1. This 3-bit DAC is shown in Fig. 17.

Table 46 gives the relationship between MOUT[2:0] and the voltage VOUT.

<table>
<thead>
<tr>
<th>MOUT[2:0]</th>
<th>VOUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0</td>
</tr>
<tr>
<td>001</td>
<td>0.14VDD</td>
</tr>
<tr>
<td>010</td>
<td>0.29VDD</td>
</tr>
<tr>
<td>011</td>
<td>0.43VDD</td>
</tr>
<tr>
<td>100</td>
<td>0.57VDD</td>
</tr>
<tr>
<td>101</td>
<td>0.71VDD</td>
</tr>
<tr>
<td>110</td>
<td>0.86VDD</td>
</tr>
<tr>
<td>111</td>
<td>VDD</td>
</tr>
</tbody>
</table>

Note
1. Resistor values are shown in Fig. 17.

Figure 18 shows the possible waveforms that are produced by the waveform generator. The horizontal axis shows the sample counter on which the waveform changes its value. Each bit is built-up out of 2 \( \times 40 \) samples (3.456 MHz crystal, CKCON.6 = 0) or 2 \( \times 42 \) samples (3.58 MHz, CKCON.6 = 1). The vertical axis shows the values of MOUT[2:0], forming the inputs of the resistive DAC. The first half of the waveform is determined by the previous and the current bit, whereas the second half of the waveform is determined by the current and the next bit to be transmitted. The count frequency of the sample counter depends on the programmed baud rate.

If the transmitter is disabled with MTEN set to logic 0, MOUT[2:0] is <111> to save power in the resistive DAC. If the transmitter is enabled and no data is transmitted, MOUT[2:0] has an idle value of <100>, which corresponds to 0.57VDD.
Fig. 18 Waveforms with MOUT[2:0] for previous, current and next bits to be transmitted.
10.12.6 SYNCHRONISATION

When enabled the receiver samples MIN with a frequency \( f = 8 \) baud rate. The sampled values are shifted into an 8-bit shift register. This register is regularly checked whether it contains samples that fulfill the Manchester coding rule i.e. whether there is a LOW-to-HIGH or a HIGH-to-LOW transition in the middle of the bitcell. The receiver searches for 3 consecutive sets of 8 samples that fulfill the Manchester coding rule. If these sets have been found the clock is locked (MRL = 1) and the receiver starts looking for the Manchester preamble pattern. From this point on the receiver uses a Phase Locked Loop (PLL) to adjust the synchronisation after each received Manchester bit.

10.13 LE control

The LE signal is the alternative output of P4.0 and can be turned on with ALTP bit 1. The LE signal can be used to connect to the E input of 68xxx microcontroller compatible peripherals such as an LCD controller. If these peripherals have a slow access time the LE signal can be made HIGH earlier by setting bit 0 of ALTP. Bit 0 of ALTP will be cleared by hardware after the execution of a MOVX instruction. The ALTP register is described in more detail in Section 16.2.

Figure 19 shows the LE signal shapes for early read and/or write when the P4.0 alternative port function for LE is selected. In Fig.19, the DTAM WR signal is only shown for timing reference.

Neither WR nor RD are physically connected to the display. The display RS and R/W pin can be connected to Port 2 or MA pins (logic 0 after reset) and controlled by software. The early LE timing hardware makes it possible to access LCD drivers (or other peripheral devices with the same interface) which require a large access time (>3 microcontroller_CLK).

The display LE pin (P4.0) rising edge is determined by software, by setting bit 0 and 1 of the ALTP SFR. In order to latch the Port 0 data at the correct moment, the falling edge is determined by internal DTAM hardware. This generates for the LCD write operation an LE falling edge at 0.5 of a microcontroller clock before the falling edge of WR, such that the LCD data hold time (t_h) requirement is always fulfilled.

Figure 20 shows the LE signal shape for normal read and/or write when the P4.0 alternate port function for LE is selected. Again, the DTAM WR signal is only shown for timing reference. Both the rising and falling edges of the display LE pin (P4.0) are determined by hardware if only bit 1 of the ALTP SFR is set. This generates for the LCD write operation an LE falling edge at 0.5 of a microcontroller clock before the falling edge of WR, such that the LCD data hold time (t_h) requirement is always fulfilled.

The normal LE timing is actually the inverted value of either the RD or WR signal. This timing can be used for peripheral devices that have an access time of less than 3 microcontroller_CLK.
Fig. 19  Early LE timing.
Fig. 20 Normal LE timing.
11 DSP I/O REGISTERS

For the DTAM application, the DSP is connected with several peripherals as shown in Fig.21. Basically, the DSP is connected to the analog interfaces CODEC1 and CODEC2.

The DSP communicates with the peripherals via the DSP I/O registers. The data transfer is performed by the 16-bit XD data bus. The I/O registers of the different I/O units are 16 bits wide.

The microcontroller controls the DSP and is the link between an external speech memory and the DSP. The TICB provides the FS1 clock, which interrupts the DSP every 125 ms.

11.1 Interface to CODEC

The CODEC data buffers are used to exchange speech data between the DSP and the CODECs (see Fig.21). The digital decimation filter DDF writes equidistant in time 16-bit linear PCM samples to the DSP I/O registers CDC_DI0 to CDC_DI3 (address 01H to 04H for CODEC1 and address 09H to 0CH for CODEC2) at a rate of 32 kHz. The Digital Noise Shaper (DNS) reads equidistant in time 16-bit linear PCM samples from the DSP I/O registers CDC_DO0 to CDC_DO3 (address 05H to 08H for CODEC1 and address 0DH to 10H for CODEC2) at a rate of 32 kHz. The input registers CDC_DI0 to CDC_DI3 and the output registers CDC_DO0 to CDC_DO3 are also called data input/output DIO registers.
Fig. 21 DSP I/O architecture.
12 EXTERNAL MEMORY INTERFACE

The external memory interface consists of the interface from the 80C51 microcontroller to external flash memory and software debugging circuitry such as a Metalink emulator or target debugger. The external memory interface is shown in Fig.22.

Fig.22 External memory interface.
The internal ROM fetching will be activated by making \( EA \) a logic 1. If \( EA \) is logic 0 external program memory can be connected and the internal ROM will be disabled. The external memory interface block contains the MA and P2 generation logic and registers.

The P2 and MA latches have special enable signals. Appropriate bits (MAGP and P2GP) in the control register make P2 and MA available as general purpose output ports or as the 80C51 address bus. The last option is necessary for target debugging (\( EA = 0 \)), external ROM (\( EA = 0 \)) or parallel flash memory (MAGP = 1 and P2GP = 1). In these cases external latches must be provided if the application needs the P2/MA as general purpose output ports as well.

The MAGP and P2GP signals are bit 3 and 4 of the configuration register latch. MA will be a general purpose output port when MAGP is set to logic 0 by software (default after reset). If MAGP is set to logic 1 the MA port operates as the lower 8 bits of the program/data address bus. P2 will be a general purpose output port when P2GP is set to logic 0 by software (default after reset). If P2GP is set to logic 1 the P2 port operates as the higher 8 bits of the program/data address bus. The accessibility of the P2GP and MAGP bits of the ConfReg register in the external interface block depends on the value of the EAM (P4CFG.5) SFR bit: when EAM is logic 0 (default after reset), the XRAM-mapped control registers can only be accessed if P4.3 is logic 1 (compatible mode to PCD6002 DTAM device). Otherwise (i.e. when EAM is logic 0), XRAM addressing is independent of the value of the P4.3 SFR bit, but needs ARD to be logic 0 (only available when fetching from internal memory, i.e. \( EA \) is logic 1).

The latches are used for the configuration, MA and P2 registers and they are mapped at addresses 200H to 202H of the external data memory map. Refer to Table 48.

Register ConfReg (2-bit): this is the Configuration Register. In this register single bits are set to control the functionality of the external outputs. The content of this register is given in Table 49. With the bits P2GP (P2 General Purpose) and MAGP (MA General Purpose) the output function of MA and P2 is determined.

With bit P2GP = 0 (reset value) the output P2 is latched and can be used as a general purpose output for example to drive LEDs. Data can be written to the register P2 with a MOVX command. With P2GP = 1 the internal bus P2_int[7:0] is directly transferred to the output P2[7:0]. This mode is for example applied when using parallel flash. Output P2[7:0] delivers then the high address byte for the parallel flash.

With MAGP = 0 (reset value MAGP = 0) the output MA[7:0] can be used as a general purpose output. Otherwise, output MA[7:0] serves as latch (with ALE as enable signal) for the low address byte provided by a internal bus.

Register MA (8-bit): If \( EA = 1 \) (internal ROM used) and MAGP = 0 (default after reset) the MA pins will output the contents of the MA register (0201H) which contains 00H after reset. The state of the MA pins can be changed by writing a new value to the MA register. This must be done with a MOVX instruction while the P4.3 bit or the EAM bit is logic 1.

Register P2 (8-bit): If \( EA = 1 \) (internal ROM used) and P2GP = 0 (default after reset) the P2 pins will output the contents of the P2 register (0202H) which contains 00H after reset. The state of the P2 pins can be changed by writing a new value to the P2 register. This must be done with a MOVX instruction while the P4.3 bit or the EAM bit is logic 1.

### Table 47 Overview of P0/MA/P2 settings; notes 1, 2, 3, 4 and 5

<table>
<thead>
<tr>
<th>( EA )</th>
<th>MAGP</th>
<th>P2GP</th>
<th>FUNCTION P0/MA/P2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>( P0 = XA_low/XD/PA_low/PD, MA = XA/PA_low ) and ( P2 = XA/PA_high )</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>( P0 = XD, MA = GP ) and ( P2 = GP )</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>( P0 = XD, MA = XA_low ) and ( P2 = GP )</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>( P0 = XD, MA = GP ) and ( P2 = XA_high )</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>( P0 = XD, MA = XA_low ) and ( P2 = XA_high )</td>
</tr>
</tbody>
</table>

**Notes**

1. XA/XD: address and data during a MOVX instruction; PA/PD: address and data during a code fetch; GP: general purpose port; low: low address byte; high: high address byte.
2. Writing MAGP/P2GP is independent of the setting of the P4.3 SFR bit if P4CFG.5 (EAM) is set to logic 1, otherwise (EAM logic 0) P4.3 must be logic 1.

3. The WR/RD pins are always active when doing a MOVX. They can be turned inactive for MOVX below 200H by setting the ARD bit in PCON in case the EAM Bit is set to logic 1.

4. P0/P2 are standard 80C51 ports. An external latch is not needed since the demultiplexing of P0 is taken over by the MA port.

5. The MA/P2/ConfReg registers are part of the auxiliary RAM address space and can be disabled by setting the ARD bit in PCON in case the EAM Bit is set to logic 1.

Table 48 External memory control registers

<table>
<thead>
<tr>
<th>EXTERNAL MEMORY CONTROL REGISTERS</th>
<th>ADDRESS P2/P0 (P4.3 = 1, EAM = 0 or ARD = 0, EAM = 1, EA = 1)</th>
<th>RESET VALUE</th>
<th>ACCESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>ConfReg</td>
<td>0200H</td>
<td>00H</td>
<td>R and W</td>
</tr>
<tr>
<td>MA</td>
<td>0201H</td>
<td>00H</td>
<td>R and W</td>
</tr>
<tr>
<td>P2</td>
<td>0202H</td>
<td>00H</td>
<td>R and W</td>
</tr>
</tbody>
</table>

Table 49 Configuration Register (ConfReg); reset state 00H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>P2GP</td>
<td>MAGP</td>
<td></td>
</tr>
</tbody>
</table>

12.1 Supported flash memories

Table 50 shows the ports that are available in an application using various flash memories.

For all types of flash memory shown in Table 50 (except for the parallel flash memory) at least 34 general purpose I/O pins can be used for the application (display, line interface, keypad and LEDs; for example). P0 can also be used for the application to connect memory mapped peripherals such as an LCD controller or keypad. P0 pins have no output latch, so data written to this port will not remain here.

There are many different types of flash memories manufactured, and the PCD6001 will work with many of them. Table 51 explains the most important characteristics of a few of the commercially available flash memories which can be connected to the PCD6001 directly.

Table 50 Ports available for the application

<table>
<thead>
<tr>
<th>FLASH MEMORY</th>
<th>PORTS USED BY FLASH</th>
<th>PORTS AVAILABLE FOR APPLICATION</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>I/O</td>
<td>I/O</td>
</tr>
<tr>
<td></td>
<td>I</td>
<td>O</td>
</tr>
<tr>
<td></td>
<td>P1, P3, P4.0, P4.4</td>
<td>P0(1) MA and P2</td>
</tr>
<tr>
<td></td>
<td>P4.1, P4.2 and P4.3</td>
<td>P1, P3, P4.0, P4.4 and P4.5</td>
</tr>
<tr>
<td>CAD</td>
<td>P0</td>
<td>P1, P3, P4.0, P4.4 and P4.5</td>
</tr>
<tr>
<td></td>
<td>P4.1, P4.2 and P4.3</td>
<td>P0(1) MA and P2</td>
</tr>
<tr>
<td></td>
<td>P4.4</td>
<td>P1, P3 and P4 except P4.3</td>
</tr>
<tr>
<td>SPI/Microwire</td>
<td>P1.6 and P1.7</td>
<td>P0(1) MA, P2 and P4.3</td>
</tr>
<tr>
<td></td>
<td>P4.1, P4.2 and P4.3</td>
<td>P1, P3, P4 and P4.5</td>
</tr>
<tr>
<td>I2C-bus</td>
<td>P1.6 and P1.7</td>
<td>P0(1) MA, P2 and P4.3</td>
</tr>
<tr>
<td></td>
<td>MA, P2, P4.0, P4.1</td>
<td>P1, P3, P4 and P4.5</td>
</tr>
<tr>
<td>Parallel</td>
<td>P0</td>
<td>P0(1)</td>
</tr>
<tr>
<td></td>
<td>MA, P2, P4.0, P4.1</td>
<td>P0(1)</td>
</tr>
<tr>
<td></td>
<td>P4.2 and P4.3</td>
<td>P0(1)</td>
</tr>
</tbody>
</table>

Note

1. P0 can be used as a data bus for other peripherals if not conflicting with the flash memory.
### Table 51: Selection of supported flash devices

<table>
<thead>
<tr>
<th>Flash Memory Type</th>
<th>Made By</th>
<th>Interface Type</th>
<th>Size (Mbit)</th>
<th>Min. Write Size (bytes)</th>
<th>Min. Read Size (bytes)</th>
<th>Min. Erase Size (bytes)</th>
<th>$t_{ACC}$ (ns)</th>
<th>Supply (V)</th>
<th>TYP. Stand-by Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OM48101(1)(2)</td>
<td>Philips</td>
<td>SPI</td>
<td>4</td>
<td>32</td>
<td>1</td>
<td>2K</td>
<td>2.5</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>AT45DB041A(1)</td>
<td>ATmel</td>
<td>SPI</td>
<td>4</td>
<td>1(3)</td>
<td>1</td>
<td>264</td>
<td>2.7</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>AT45DB081(1)</td>
<td>ATmel</td>
<td>SPI</td>
<td>8</td>
<td>1(3)</td>
<td>1</td>
<td>264</td>
<td>3</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>AT45DB161(1)</td>
<td>ATmel</td>
<td>SPI</td>
<td>16</td>
<td>1(3)</td>
<td>1</td>
<td>528</td>
<td>3</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>AT45DB321</td>
<td>ATmel</td>
<td>SPI</td>
<td>32</td>
<td>1(3)</td>
<td>1</td>
<td>528</td>
<td>3</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>KM29W040</td>
<td>Samsung</td>
<td>mux CAD</td>
<td>4</td>
<td>32</td>
<td>1</td>
<td>4K</td>
<td>100</td>
<td>3</td>
<td>10</td>
</tr>
<tr>
<td>TC58A040F</td>
<td>Toshiba</td>
<td>Microwire</td>
<td>4</td>
<td>32</td>
<td>32</td>
<td>4K</td>
<td>5</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>NM29A040</td>
<td>National Semiconductors</td>
<td>Microwire</td>
<td>4</td>
<td>32</td>
<td>32</td>
<td>4K</td>
<td>5</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>AM29LV004</td>
<td>AMD</td>
<td>parallel 8</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>64K</td>
<td>100</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>AM29LV400</td>
<td>AMD</td>
<td>parallel 8/16</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>64K</td>
<td>100</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>MBM29LV004</td>
<td>Fujitsu</td>
<td>parallel 8</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>64K</td>
<td>100</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>M29V040</td>
<td>SGS Thomson</td>
<td>parallel 8</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>64K</td>
<td>120</td>
<td>3</td>
<td>25</td>
</tr>
</tbody>
</table>

### Notes
1. Supported by Philips PCD6001 API 1.x software (not all are necessarily supported in parallel at runtime, check actual Philips API specification for details).
2. Expected to be available from Q2/01. Please check with your local sales organization.
3. With the aid of the internal flash data memory buffers.

### Table 52: Memory access time requirement

<table>
<thead>
<tr>
<th>Case</th>
<th>Memory Type</th>
<th>CEN Connection</th>
<th>OEN Operation</th>
<th>$t_{ACC}$ Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ROM/OTP</td>
<td>$V_{SS}$</td>
<td>PSEN</td>
<td>$t_{ACC} &lt; (5/2 \cdot T_{microcontroller_CLK})$ delay</td>
</tr>
<tr>
<td>2</td>
<td>CAD/PF</td>
<td>$V_{SS}$</td>
<td>RD</td>
<td>$t_{ACC} &lt; (5 \cdot T_{microcontroller_CLK})$ delay</td>
</tr>
<tr>
<td>3</td>
<td>ROM/OTP</td>
<td>ALE</td>
<td>PSEN</td>
<td>$t_{ACC} &lt; (2 \cdot T_{microcontroller_CLK})$ delay</td>
</tr>
<tr>
<td>4</td>
<td>CAD/PF</td>
<td>ALE</td>
<td>RD</td>
<td>$t_{ACC} &lt; (9/2 \cdot T_{microcontroller_CLK})$ delay</td>
</tr>
<tr>
<td>5</td>
<td>ROM/OTP</td>
<td>PSEN</td>
<td>$V_{SS}$</td>
<td>$t_{ACC} &lt; (3/2 \cdot T_{microcontroller_CLK})$ delay</td>
</tr>
<tr>
<td>6</td>
<td>CAD/PF</td>
<td>RD AND WR</td>
<td>RD</td>
<td>$t_{ACC} &lt; (3 \cdot T_{microcontroller_CLK})$ delay</td>
</tr>
</tbody>
</table>

The delay parameters are defined by the delay (capacitive load) of the address bus, data bus, RD and PSEN pins, the power supply voltage and the internal delay in the digital memory interface section. As shown in Table 52 there is a trade-off between power consumption and memory speed requirement.
12.1.1 DTAM EXTERNAL MEMORY USING A PARALLEL FLASH

A parallel flash memory can be connected to the PCD6001 chip as shown in Fig.23. The MAGP and P2GP bits in the XRAM-mapped Configuration Register (ConfReg) must be set. Clearing P4.3 will enable the flash memory.

![Parallel flash memory connection diagram](MGT437)

Fig.23 Parallel flash memory connection.

12.1.2 DTAM EXTERNAL MEMORY INTERFACE USING A 4-WIRE SERIAL FLASH

A 4-wire serial flash memory (like SPI or Microwire flash memory) can be connected to the PCD6001 chip as shown in Fig.24. P4.3 must be level shifted when using a 5 V serial flash memory. P4.1 and P4.2 must be pulled to 3 V with a resistor. When using a 5 V flash memory the DO output of the flash must be level-shifted to 3 V with 2 resistors (1 and 1.5 kΩ).
12.1.3 DTAM EXTERNAL MEMORY INTERFACE USING AN I\(^2\)C-BUS SERIAL FLASH

An I\(^2\)C-bus flash memory can be connected to the PCD6001 chip as shown in Fig.25.

![Diagram](image1.png)

Fig.25 I\(^2\)C-bus serial flash memory connection.

12.1.4 DTAM EXTERNAL MEMORY USING A CAD FLASH

A CAD flash memory can be connected to the PCD6001 chip as shown in Fig.26. P4.3 must be pulled up to 3 V with a resistor. P4.1, P4.2, RD and WR must also be pulled to 3 V with a resistor.

![Diagram](image2.png)

Fig.26 Mixed CAD flash memory connection.
12.1.5 DTAM EXTERNAL MEMORY USING DRAM OR ARAM

A standard DRAM or ARAM memory can be connected to the PCD6001 chip as shown in Fig.27. When \( \text{WR/\text{RD}} \) are not programmed as push-pull outputs, a 1 k pull-up resistor has to be connected to \( \text{V}_{\text{DD3V}} \).

![Fig.27 DRAM/ARAM memory connection.](image)

12.2 DTAM external interface during target debugging

If the DTAM chip is used with the tScope-51 target debug tool the DTAM chip needs executable SRAM where the monitor program MON51 can store the program code. This SRAM is accessible by means of the \( \text{RD} \), \( \text{WR} \) and \( \text{PSEN} \) signals. Since connection to parallel flash memory with XSRAM and ROM is the worst case situation this case is shown in Fig.28. Since it is not a commercial system additional logic can be connected to the DTAM chip to create executable SRAM.

The target debug logic only consists of combinational logic:

- \( \text{CENROM} \) \( \rightarrow \) P2.7, P2.6 or P2.5
- \( \text{CENFLASH} \) \( \rightarrow \) P4.3
- \( \text{CENXSRAM} \) \( \rightarrow \) (PSEN or not CENROM) and (RD or not CENFLASH)
- \( \text{OENXSRAM} \) \( \rightarrow \) PSEN and RD
- \( \text{WRXSRAM} \) \( \rightarrow \) WR.

The port restore logic is necessary to make the MA/P2/P0 ports available for the application.

The MON51 program is assumed to be in the lowest 8 kbytes of the ROM. If the flash memory should be accessed clear P4.3 to logic 0. Now the MON51 program has no access to the XSRAM with RD so no breakpoints are allowed in the code area where P4.3 is logic 0. Set P4.3 to logic 1 again after the flash memory access to enable MON51 again to access the XSRAM.

Target debugging requires \( \text{I2C-bus} \) and one general purpose input port. This means that at least 31 I/O ports are available for the application (not using parallel flash) during target debugging.
Fig. 28 Flash, XSRAM and MON51 ROM memory connection.
13 THE CODECs

13.1 Definitions

In the description of the CODECs, amplitude units in dB are used. The following definitions apply:

- **dBm**: used for absolute analog signal power levels. 0 dBm equals 1 mW power dissipation in 600 Ω. A single sinewave signal with a power level of 0 dBm corresponds to an RMS voltage value of 774.6 mV.

- **dBmp**: used for absolute analog signal power levels with psophometric weighting according to “CCITT Recommendation G.223”. This unit is used to express analog noise power levels.

- **dBm0**: used for relative digital signal power levels. 0 dBm0 is defined in “CCITT Recommendation G.711 (Section 4, Table 5)”. It follows that the maximum digital signal power level is 3.14 dBm0 (A-law). Thus 3.14 dBm0 is the RMS value of a sinewave signal whose peaks just reach the full-scale of the digital code. For the (internal) bitstream signal (output of ARS and DNS) the positive full-scale value is a continuous stream of ‘ones’, whereas the negative full-scale value is a continuous stream of ‘zeroes’. For the (internal) digital 14 or 16-bit words, represented in 2s complement (MSB first) the positive full-scale value is a ‘zero’ followed by 13 or 15 ‘ones’, whereas the negative full-scale value is a ‘one’ followed by 13 or 15 ‘zeroes’.

- **dBm0p**: used for relative digital signal power levels with psophometric weighting according to “CCITT Recommendation G.223”.

- **dB**: is used for the signal level gain between any two nodes within the speech path. As different signal representations are used within the speech path, the gain value depends on the used signal definitions.

- **dBp**: is used for the signal level gain between any two nodes within the speech path with psophometric weighting according to “CCITT Recommendation G.223”.

The uniform PCM reference point is the (virtual) signal node in the DSP at the input of the PCM encoder for the analog-to-digital speech path and the output of the PCM decoder for the digital-to-analog speech path.

The DTCON register bit DTCON.4 selects the input to CODEC1 (LIFMIN1 or LIFMIN2).

The main CODEC functions are (refer to Fig.29):

- **AMP**: Pre-amplifier
- **ARS**: Analog Receive Sigma delta ADC
- **DDF**: Digital Decimation Filter
- **DNS**: Digital Noise Shaper
- **ATD**: Analog Transmit DAC.

For CODEC1 the balanced line interface input is fed to the ARS block that performs analog-to-digital conversion, the gain of the input can be set to the amplification steps: 7, 23 and 35 dB (see Section 17.5 for typical/maximum gain specifications). This programmable range is used by the microcontroller on command of the DSP to perform limit or automatic gain control. The analog data is converted by ARS to a bit stream. The basic sampling frequency \( f_s \) is 8 kHz. The DDF decimates the bit stream down to 16-bit linear PCM data. The DF has a gain of 3.14 dB (which has to be added to the programmable ARS gain) to achieve a uniform reference point at the DSP input for linear PCM data. Finally, the DSP will decimate this data to 16-bit linear PCM data at a rate of 8 kHz.

The reverse operation is performed in the transmit path. The DSP produces 16-bit linear PCM to the DNS. The ATD which is a DAC converts the bit stream into an analog signal. The converter has a programmable amplification range of 18 dB. This programmability is 12, 6, +0 and +6 dB.

CODEC2 is built-up in a similar manner as CODEC1, the only difference being the microphone amplifier before the ADC. This will amplify the balanced analog (microphone) signal in the receive path with a fixed +15 dB (see Section 17.5 for exact gain specifications). For direct connectivity of an external microphone, a software on/off switchable supply voltage is available.

Several registers are available for the CODECS control:

- **DTCON**: for selecting the input to CODEC1 (DTCON.4 = 0 means LIFMIN1 is selected, DTCON.4 = 1 means LIFMIN2 is selected) and for alternative gain settings (see Section 13.2.2)
- **CDVC1**: the volume control register for CODEC1
- **CDVC2**: the volume control register for CODEC2.
- **CDTRx**: test mode control registers for both CODECS
- **PMTRx**: test mode control registers for both CODECS

13.2 CODEC architecture

The PCD6001 is provided with two CODECs that perform the analog-to-digital and digital-to-analog conversion of speech signals. In Fig.29, the CODECs are the interface between the external analog peripherals and the DSP. CODEC1 is used for the line interface and CODEC2 is used for the loudspeaker and the microphone.
13.2.1 **VOLUME CONTROL REGISTERS (CDVC1 AND CDVC2)**

The Volume Control Registers are identical and both are reset to 00H. Table 54 is relevant to both registers.

### Table 53 Volume Control Register 1 (SFR address BBH); Volume Control Register 2 (SFR address BCH)

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>D/A.1</td>
<td>D/A.0</td>
<td>spare</td>
<td>spare</td>
<td>A/D</td>
<td>spare</td>
<td>spare</td>
<td>spare</td>
</tr>
</tbody>
</table>

### Table 54 Digital-to-analog gain values

<table>
<thead>
<tr>
<th>CDVC1[7:4]/CDVC2[7:4]</th>
<th>DIGITAL-TO-ANALOG GAIN FOR CODEC1 AND CODEC2(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00XX</td>
<td>12 dB</td>
</tr>
<tr>
<td>01XX</td>
<td>6 dB</td>
</tr>
<tr>
<td>10XX</td>
<td>0 dB</td>
</tr>
<tr>
<td>11XX</td>
<td>+6 dB</td>
</tr>
</tbody>
</table>

**Note**

1. In these gain values the 4 dB digital gain (software DSP output port gain of 2 dB and DNS path gain of 2 dB) is not included as in previous PCD600x data sheets.

13.2.2 **DATA CONTROL REGISTER (DTCON)**

### Table 55 Data Control Register (SFR address C7H), reset state 00H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>spare</td>
<td>spare</td>
<td>HI_GAIN1</td>
<td>LINESEL</td>
<td>spare</td>
<td>AMP_ENA</td>
<td>LO_GAIN2</td>
<td>spare</td>
</tr>
</tbody>
</table>

CODEC1 analog-to-digital gain and channel selection

CODEC2 analog-to-digital gain

### Table 56 Analog-to-digital gain values

<table>
<thead>
<tr>
<th>CDVC1[3:0]/CDVC2[3:0]</th>
<th>ANALOG-TO-DIGITAL GAIN(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CODEC1 (LINE)(2)</td>
<td>CODEC2 (MIC)(3)</td>
</tr>
<tr>
<td>AMP_ENA = 0</td>
<td>AMP_ENA = 1</td>
</tr>
<tr>
<td>0XXX</td>
<td>7 dB</td>
</tr>
<tr>
<td>1XXX</td>
<td>23 dB</td>
</tr>
<tr>
<td>XXXX</td>
<td>35 dB</td>
</tr>
</tbody>
</table>

**Notes**

1. The 3.14 dB digital gain of DDF hardware block is not included here. The nominal values given in this table are rounded for naming convention. See Section 17.5 for exact typical/maximum gain specifications.

2. System application should be such that the maximum line input signal level does not exceed the specified value to avoid distortion (see Section 17.5 for maximum input level specifications). At a maximum line input level of 37 dBm full-scale control the internal ADC can still be achieved by a maximum gain setting of 35 dB.

3. System application should be such that the maximum differential microphone input signal level does not exceed the specified value to avoid distortion (see Section 17.5 for maximum input level specifications). At a maximum microphone input level of 52 dBm full-scale control the internal ADC can still be achieved by a maximum gain setting of 50 dB. The high dynamic range of the ADC allows for additional digital gain up to 30 dB by the DSP.

4. If the HI_GAIN1/LO_GAIN2 bit is set to logic 1, the value of bit 3 of CDVC1/2 and AMP_EN is overruled and the gain will be +35 dB for CODEC1 and +7 dB for CODEC2.
The analog and digital parts of both CODECs can be independently activated by the SYMOD register; see Section 9.2.2. Bit 4 of SYMOD is used to activate the microphone supply voltage, if the bit is logic 0 the supply is off.

The balanced microphone input has a minimum differential input resistance of $R_{MICDM}$, and the balanced line interface input has a minimum differential input resistance of $R_{LIFINDM}$.

The output resistance of the balanced CODEC outputs is $R_{LIFOUT}$ for CODEC1 and $R_{SPKR}$ for CODEC2 at a differential output level of 1350 mV (RMS). For exact measurement conditions and specified values see Section 17.5.

![Block diagram of CODECs.](image)
14 ANALOG VOLTAGE REFERENCE (AVR)

14.1 Bandgap reference

The Analog Voltage Reference circuitry (AVR) includes a bandgap circuit with a nominal output voltage of about 1.25 V. This voltage is used by the power-on reset block and by the analog voltage source to generate the reference voltage $V_{\text{REF}}$.

Block AVR is always on, even in System-off mode, and will consume only a few μA of current. The output of AVR is directly connected to the power-on reset block and it determines the power-on reset threshold levels accuracy in first order. The connection from AVR to the analog voltage source circuitry (AVS, see Section 14.2) is via an internal series resistor of about 500 kΩ (typical). The voltage after this resistor is connected to pin $V_{\text{BGP}}$, which allows an external capacitor (100 nF) to be connected to filter out any noise from AVR otherwise entering AVS.

With this configuration the noise at pin $V_{\text{BGP}}$ will be about 115 dBm. The pin also allows a direct measurement of the bandgap voltage, but no current must be drawn.

In order to guarantee a correct start-up of the bandgap voltage under all conditions, a supply voltage ramp test is performed on each device. The bandgap voltage is compared against specified values at the indicated times (see Fig.30). The test setup intends to reflect the worst case start-up conditions which may occur in an application (for initial power-up and after short power drop). Note that $t_{\text{rise}}$ is critical and should not be greater than indicated in a given application. Other indicated times ($t_{\text{settle}}$ and $t_{\text{rise}}$) reflect the worst case conditions for the device and therefore can change in the application.

![Fig.30 Bandgap voltage test setup.](image_url)
14.2 Analog Voltage Source (AVS)

The analog voltage source generates the following voltages:

- A precise reference voltage $V_{REF}$. The value in register VREFR determines the $V_{REF}$. In the application this voltage should be tuned to 2000 mV, since it will determine the absolute accuracy of the auxiliary analog-to-digital and digital-to-analog conversion. $V_{REF}$ is the direct output of an opamp which can source an output current, and not sink. An external capacitor should be connected between $V_{REF}$ and $V_{SSA}$ for stability and noise performance. The reference voltage can also directly supply an external electret microphone via pin $VMIC$. The switch between $V_{REF}$ and $VMIC$ is controlled via bit 4 in the SYMOD special function register.

An analog output voltage DAOUT. This voltage can be set between approximately 8 mV (1 LSB = $V_{REF}/256$) and $V_{REF}$ (= 2000 mV) by changing the contents of register GPDAR. This large range is possible when no opamp is used.

This causes a relatively high output resistance with a settling time of about 10 ms. The dynamic switching of DAOUT causes the output resistance to be dependent of the actual load on DAOUT. This effect can be cancelled if an external capacitor larger than 500 pF between DAOUT and $V_{SSA}$ is applied. This will however result in a slower settling time of the output voltage, to about 30 s.

The internal analog common mode voltage $V_{acm}$, used in the CODEC.

The internal voltage $V_{adc}$ is used only when an analog-to-digital conversion is executed.

As mentioned above, for highest analog performance the reference voltage $V_{REF}$ has to be adjusted in the application to 2000 mV. For this purpose the VREFR SFR has been defined. The reset state should ensure that the reference voltage is about 2000 mV on a typical device. Exact adjustment has to be done under software control using the VREFR register, where increasing the $V_{REFR}$ value will decrease the reference voltage.

14.2.1 Voltage Reference Register (VREFR)

Table 57 Voltage Reference Register (SFR address BAH); reset state A0H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VREF.7</td>
<td>VREF.6</td>
<td>VREF.5</td>
<td>VREF.4</td>
<td>VREF.3</td>
<td>VREF.2</td>
<td>VREF.1</td>
<td>VREF.0</td>
</tr>
</tbody>
</table>
15 IOM

15.1 Features

The IOM block in the PCD6001 is a 4-wire serial interface performing following functions:

- Digital interface with up to two 64 kbits/s channels at a bit rate of \( n \times 256 \) kbits/s (\( n = 1, 2, 3, 4 \) or 8), complying with the “IOM-2 specifications” (IOM-2 is a registered trademark of Siemens AG)
- Digital interface with 32 slots/frame and non-doubled data clock; compatible with the digital interface of some speech CODEC ICs
- Autonomous storing/fetching of data into/from the DSP I/O registers
- Byte or word (16 bits) transfer.

15.2 Pin description

The following pins are used by the IOM interface:

- DI: serial data input with a bit rate of \( n \times 256 \) kbits/s (\( n = 1, 2, 3, 4 \) or 8)
- DO: serial data output with a bit rate of \( n \times 256 \) kbits/s (\( n = 1, 2, 3, 4 \) or 8)
- FSC: 8 kHz frame synchronization input/output
- DCK: data clock input/output. Twice the data transmission frequency on DI and DO, except in the non-doubled data clock mode (see Section 15.3).

These pins are alternative functions of P3. When activated, DO is an open-drain pin, as many devices must be able to write on the same data line in a time-multiplexed mode. Therefore DO must be externally pulled-up. FSC and DCK are inputs or push-pull outputs, depending on the IOM being in Slave or Master mode. Activation of the IOM alternative functions of P3 and switching between Slave or Master mode is controlled by the SFR ALTP, bit 6 and bit 5 respectively (see Section 16.2.5 for more details). In Slave mode both FSC and DCK are outputs. In Master mode both FSC and DCK are generated by the TICB (see Section 9.1). Master mode should only be used in combination with the bit rate 768 kbits/s. Slave mode should only be used when operating with a 3.456 MHz (or multiple) crystal. In general, proper IOM functionality is only guaranteed at DSP operating frequencies of 28 and 42 MHz.

FSC is an 8 kHz framing signal for synchronizing data transmission on DI and DO. The rising edge of FSC gives the time reference for the first bit transmitted in the first slot of a speech frame. The number of slots per speech frame depends on the selected data rate. Each slot contains 8 data bits.

DCK is a data clock. Its frequency is twice the selected data rate in IOM mode. In speech mode, the DCK frequency is equal to the data rate (2048 kHz for 2048 kbits/s).

DI is the serial data input. Data coming on DI in packets of 8 bits (A-law PCM encoded data) or 16 bits (linear PCM data) is stored temporarily in an IOM data buffer, from where it is processed by the on-chip DSP. On the other hand, data written into the IOM data buffers by the DSP is shifted out on pin DO.

There are two IOM data buffers, allowing the use of two 8-bit channel. One channel is 64 kbits/s in case of A-law PCM encoded data and 128 kbits/s if linear PCM data is transferred, in which case two consecutive slots are used. The speech mode was implemented to support the Codec interface of some speech compression ICs. This mode is very similar to the IOM 32 slots mode, the main difference being the non-doubled data clock. See Section 15.6 for timing information.

15.3 Functional description

The digital interface of the PCD6001 can work at several bit rates, summarized in Table 61. A particular bit rate is selected by writing the 3-bit code given in the first column of the table into the IOM control register bits IOMC[15:13]. Choosing the code ‘000’ or ‘001’ deactivates the IOM interface and stops all the transactions on the IOM bus. This is the default state after reset.

The PCD6001 IOM can be master or slave. After reset the IOM is in Slave mode. Switching between Slave or Master mode is controlled by the SFR ALTP, bit 6 and bit 5 respectively (see Section 16.2.5 for more details). In Slave mode both FSC and DCK are inputs. In Master mode both FSC and DCK are outputs. In Master mode FSC and DCK are generated by the TICB (see Section 9.1). Master mode should only be used in combination with the bit rate 768 kbits/s. Slave mode should only be used when operating with a 3.456 MHz (or multiple) crystal. In general, proper IOM functionality is only guaranteed at DSP operating frequencies of 28 and 42 MHz.

FSC is an 8 kHz framing signal for synchronizing data transmission on DI and DO. The rising edge of FSC gives the time reference for the first bit transmitted in the first slot of a speech frame. The number of slots per speech frame depends on the selected data rate. Each slot contains 8 data bits.

DCK is a data clock. Its frequency is twice the selected data rate in IOM mode. In speech mode, the DCK frequency is equal to the data rate (2048 kHz for 2048 kbits/s).

DI is the serial data input. Data coming on DI in packets of 8 bits (A-law PCM encoded data) or 16 bits (linear PCM data) is stored temporarily in an IOM data buffer, from where it is processed by the on-chip DSP. On the other hand, data written into the IOM data buffers by the DSP is shifted out on pin DO.

There are two IOM data buffers, allowing the use of two 8-bit channel. One channel is 64 kbits/s in case of A-law PCM encoded data and 128 kbits/s if linear PCM data is transferred, in which case two consecutive slots are used. The speech mode was implemented to support the Codec interface of some speech compression ICs. This mode is very similar to the IOM 32 slots mode, the main difference being the non-doubled data clock. See Section 15.6 for timing information.

15.4 IOM data buffers

Table 58 and 59 show the two 16-bit DSP registers used as data buffers: IOMDI for storing inbound data and IOMDO for the outbound data. The high bytes store the data of buffer 1, the low bytes the data of buffer 0.
15.4.1 IOM DATA IN REGISTER (IOMDI)

Table 58 IOM Data In Register; reset state 00H

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOM inbound data buffer 1</td>
<td>IOM inbound data buffer 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

15.4.2 IOM DATA OUT REGISTER (IOMDO)

Table 59 IOM Data Out Register; reset state 00H

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOM outbound data buffer 1</td>
<td>IOM outbound data buffer 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

15.5 IOM Control Register (IOMC)

The bit rates, the selection of active slots on the IOM interface and the logic connection between an IOM slot and an IOM data buffer are defined in the IOM Control Register. The IOM modes which can be selected are listed in Table 61.

Writing to the IOMC register is done via the Application Programming Interface (API) software. Please refer to the API specification for more details.

Table 60 IOM Control Register; reset state 00H

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOM Mode select</td>
<td>IOM buffer 0; slot position</td>
<td>spare</td>
<td>buffer 0 active</td>
<td>buffer 1 active</td>
<td>IOM buffer 1; slot position</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 61 Selection of IOM modes

<table>
<thead>
<tr>
<th>IOMC[15:13]</th>
<th>MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>000 or 001</td>
<td>Inactive (default after reset)</td>
</tr>
<tr>
<td>010</td>
<td>IOM Slave mode, 256 kbits/s in 4 slots/speech-frame</td>
</tr>
<tr>
<td>011</td>
<td>IOM Slave mode, 512 kbits/s in 8 slots/speech-frame</td>
</tr>
<tr>
<td>100</td>
<td>IOM Master/Slave mode, 768 kbits/s in 12 slots/speech-frame</td>
</tr>
<tr>
<td>101</td>
<td>IOM Slave mode, 1024 kbits/s in 16 slots/speech-frame</td>
</tr>
<tr>
<td>110</td>
<td>Speech Slave mode, 2048 kbits/s in 32 slots/speech-frame (^1)</td>
</tr>
<tr>
<td>111</td>
<td>IOM Slave mode, 2048 kbits/s in 32 slots/speech-frame</td>
</tr>
</tbody>
</table>

Note

1. The Speech mode is similar to the IOM slave 32 slots mode, but with a non-doubled data clock DCK.
15.6 Timing
The timing on the 4-wire interface is given in Fig.31 and Table 62 for the IOM mode and in Fig.32 and Table 63 for the speech mode.

Fig.31  4-wire interface timing in IOM mode.
### Timing parameters in IOM mode

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN.</th>
<th>MAX.</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{r(DCK)}$</td>
<td>data clock rise time</td>
<td></td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{f(DCK)}$</td>
<td>data clock fall time</td>
<td></td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{DCK}$</td>
<td>data clock period</td>
<td></td>
<td>220(^{(1)})</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{WH}$</td>
<td>data clock HIGH time pulse width</td>
<td></td>
<td>80</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{WL}$</td>
<td>data clock LOW time pulse width</td>
<td></td>
<td>80</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{r(FSC)}$</td>
<td>frame sync rise time</td>
<td></td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{f(FSC)}$</td>
<td>frame sync fall time</td>
<td></td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{d(FSC)}$</td>
<td>frame sync delay time</td>
<td>$t_{WL}$</td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{su(FSC)}$</td>
<td>frame sync set-up time</td>
<td></td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{WFH}$</td>
<td>frame sync HIGH time pulse width</td>
<td></td>
<td>130</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{s(DC)}$</td>
<td>output data to data clock delay time</td>
<td></td>
<td>100(^{(2)})</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{s(DF)}$</td>
<td>output data to frame sync delay time</td>
<td></td>
<td>150(^{(2)})</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{su(D)}$</td>
<td>input data set-up time</td>
<td>$t_{WH}$</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{wh(D)}$</td>
<td>input data hold time</td>
<td></td>
<td>50</td>
<td>ns</td>
</tr>
</tbody>
</table>

### Notes
1. Corresponds to the highest DCK frequency allowed (4.096 MHz) with a 10% margin.
2. Condition $C_L = 150$ pF.
Digital telephone answering machine chip

### Table 63 Timing parameters in speech mode

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN.</th>
<th>MAX.</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{\text{d}(\text{FSC})}$</td>
<td>frame sync (FSC) delay time</td>
<td>$t_{\text{WL}}, 100$</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{\text{su}(\text{FSC})}$</td>
<td>frame sync (FSC) set-up time</td>
<td>60</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{\text{WFH}}$</td>
<td>frame sync (FSC) high time pulse width</td>
<td>130</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$T_{\text{DCK}}$</td>
<td>data clock (DCK) period</td>
<td>$440^{(1)}$</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{\text{WH}}$</td>
<td>data clock (DCK) high time pulse width</td>
<td>150</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{\text{WL}}$</td>
<td>data clock (DCK) low time pulse width</td>
<td>150</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{\text{d}(\text{DC})}$</td>
<td>output data (DO) to data clock delay time</td>
<td>$100^{(2)}$</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{\text{su}(\text{D})}$</td>
<td>input data (DI) set-up time</td>
<td>60</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{\text{h}(\text{D})}$</td>
<td>input data (DI) hold time</td>
<td>60</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**Notes**

1. Corresponds to the DCK frequency (2.048 MHz) with a 10% margin.
2. Condition $C_L = 150 \text{ pF}$. 

---

![Fig.32 4-wire interface timing in speech mode.](image-url)
16  EXTERNAL I/O INTERFACES

16.1  External analog interfaces

16.1.1  GENERAL PURPOSE ADC AND DAC

For general use, for instance battery management, parallel set detection or speaker amplifier volume control, a 2-line multiplexed 8-bit ADC and an 8-bit DAC are on-chip. The ADC and the DAC consist of several analog sub-blocks called AVS and AAD, which are controlled by the digital block DCA (see Fig.33). Block AVS generates voltages in a time multiplexed way, and acts as a DAC with the bandgap voltage $V_{BGP}$ as input voltage. Block AAD contains a comparator that is part of the successive approximation ADC formed by a combination of AVS, AAD and DCA. The analog-to-digital conversion can be performed on two external input signals: AD0IN and AD1IN.

The whole circuit is active as long as the chip is in System-on mode. Both the ADC and the DAC can be controlled by the microcontroller, the SFR mapped DCA block allowing the user a flexible interface to analog peripherals.

16.1.2  GENERAL PURPOSE ADC

The on-chip ADC is a two channel multiplexed 8-bit converter. The control of this converter is done via two bits in the microcontroller GPADC SFR. One bit selects the channel and the other bit is the converter request bit. The request bit is reset by hardware when the converter has finished its conversion cycle. The ADC (AAD in Fig.33), is of the successive approximation type.

An internal register contains the value of the slider position and is changed after each comparison of $V_{adc}$ with one of the two possible analog-to-digital inputs (AD0IN and AD1IN). After 8 comparisons the conversion is finished and the contents of the internal register is copied into the register GPADR. Total analog-to-digital conversion time (from setting the Request bit until GPADR ready) is less than 50 ms. This register can in turn be read by the internal microcontroller.

16.1.2.1  General Purpose ADC Register (GPADC)

Table 64  General Purpose ADC Register (SFR address C3H); reset state 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>AADC</td>
<td>Automatic Analog-to-Digital Conversion. If AADC = 1, then a conversion is performed every 30 ms, regardless of state of request confirm bit.</td>
</tr>
<tr>
<td>1</td>
<td>CS</td>
<td>Channel Select. If CS = 0, analog-to-digital conversion input is on pin AD0IN. If CS = 1, analog-to-digital conversion input is on pin AD1IN. Switching of the analog-to-digital channel is only allowed when no analog-to-digital conversion currently is in progress. Otherwise the resulting value will be corrupt.</td>
</tr>
<tr>
<td>0</td>
<td>REQCOM</td>
<td>Request Confirm.</td>
</tr>
</tbody>
</table>

Table 65  Description of GPADC bits

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>These 5 bits are reserved.</td>
</tr>
<tr>
<td>2</td>
<td>AADC</td>
<td>Automatic Analog-to-Digital Conversion. If AADC = 1, then a conversion is performed every 30 ms, regardless of state of request confirm bit.</td>
</tr>
<tr>
<td>1</td>
<td>CS</td>
<td>Channel Select. If CS = 0, analog-to-digital conversion input is on pin AD0IN. If CS = 1, analog-to-digital conversion input is on pin AD1IN. Switching of the analog-to-digital channel is only allowed when no analog-to-digital conversion currently is in progress. Otherwise the resulting value will be corrupt.</td>
</tr>
<tr>
<td>0</td>
<td>REQCOM</td>
<td>Request Confirm.</td>
</tr>
</tbody>
</table>

16.1.2.2  General Purpose ADC Result Register (GPADR)

This register holds the 8-bit result value from the conversion. The conversion range is 0 to 2000 mV ($V_{REF}$) with 8 mV resolution.

Table 66  General Purpose ADC Result Register (SFR address C2H); reset state 00H, read only

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>A/D.7</td>
</tr>
<tr>
<td>6</td>
<td>A/D.6</td>
</tr>
<tr>
<td>5</td>
<td>A/D.5</td>
</tr>
<tr>
<td>4</td>
<td>A/D.4</td>
</tr>
<tr>
<td>3</td>
<td>A/D.3</td>
</tr>
<tr>
<td>2</td>
<td>A/D.2</td>
</tr>
<tr>
<td>1</td>
<td>A/D.1</td>
</tr>
<tr>
<td>0</td>
<td>A/D.0</td>
</tr>
</tbody>
</table>
16.1.3 GENERAL PURPOSE DAC

The on-chip DAC is a single channel 8-bit converter. The control of this converter is done via the GPDAR register. The value written in this register triggers the conversion which will be present at the output pin after the digital-to-analog conversion cycle (<25 ms). The range from the digital-to-analog output is 0 to 2000 mV (VREF).

The conversion principle for both analog-to-digital and digital-to-analog conversion is shown in Fig.34.

16.1.3.1 General Purpose DAC Register (GPDAR)

### Table 67 General Purpose ADC Register (SFR address C4H); reset state 80H

<p>| | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>D/A.7</td>
<td>D/A.6</td>
<td>D/A.5</td>
<td>D/A.4</td>
<td>D/A.3</td>
<td>D/A.2</td>
<td>D/A.1</td>
<td>D/A.0</td>
<td></td>
</tr>
</tbody>
</table>

Fig.33 The architecture of the auxiliary DAC and ADC.

Fig.34 Analog-to-digital and digital-to-analog conversion principle.
16.2 External digital Interfaces

For control of peripherals like a display, ringer, key pad and line interface a large number of general purpose digital I/O pins are available in addition to the flash memory, LCD control pins and MSK or IOM modem pins. The exact number of free I/O pins depends on the choice of peripherals that make up the system configuration. In case all alternative port functions of P1 and P3 are used, 10 input lines remain available on P1 and P3 of which 7 are programmable for interrupts.

I/O ports P1 and P3 are ‘weak pull-up’ types which can therefore be used either as inputs or outputs. The reset value of P1 and P3 is FFH (input mode). In output mode for driving with a logic 1 (weak pull-up) the external load of P1 and P3 should be equivalent to >100 kΩ, for ‘driving’ with a logic 0 the sink current should not exceed 4 mA.

In addition to P1 and P3 there are 16 output ports available at P2 and MA. Output Ports P2 and MA are push-pull ports and their reset value is 00H (output 00H). The driving level of P2 and MA is 4 mA for either logic 0 or logic 1. Port P4 provides the flash memory and display control signals. The P1, P3 and P4 I/O lines are available as SFR bit-addressable I/O registers in the configuration shown in Fig.35, while P2 and MA are available as (not bit addressable) XDATA mapped ports (for exact configuration and detailed description see Chapter 12).

The MA and P2 ports are described in Chapter 12. The configuration of Ports P1 and P3 are described in the Tables 68 to 76.
16.2.1 PORT 1 REGISTER (P1)

The alternative outputs (SDA and SCL) are connected with the general purpose outputs via an AND logic gate. Therefore when using the alternative functions the corresponding port bits have to be set to a logic 1.

For control of I\textsuperscript{2}C-bus peripherals like for instance EEPROMs and LCD displays, P1.6 and P1.7 can also be used as SDA and SCL to support I\textsuperscript{2}C-bus. See Section 10.11 on how to activate this alternative function of P1.6 and P1.7. The rest of Port 1 is defined as general purpose I/O pins as for the standard 80C51 microcontroller.

Table 68 Port 1 Register (SFR address 90H); bit addressable; reset state FFH

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1.7/SDA</td>
<td>P1.6/SCL</td>
<td>P1.5</td>
<td>P1.4/EX6</td>
<td>P1.3/EX5</td>
<td>P1.2/EX4</td>
<td>P1.1/EX3</td>
<td>P1.0/EX2</td>
</tr>
</tbody>
</table>

Table 69 P1 pin configuration

<table>
<thead>
<tr>
<th>PORT PINS</th>
<th>CONFIGURATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1.7 and P1.6</td>
<td>open-drain</td>
</tr>
<tr>
<td>P1.5 to P1.0</td>
<td>quasi-bidirectional</td>
</tr>
</tbody>
</table>

16.2.2 PORT 3 REGISTER (P3)

Port 3 is defined as a set of 8 general purpose I/O pins similar to the standard 80C51 microcontroller except for P3.6 and P3.7 which do not have the RD and WR functionality (the RD and WR are separate pins). Table 72 gives the different functions and the corresponding port configurations available on P3.7, P3.6, P3.1 and P3.0. The last column gives the function and configuration after reset.

Table 70 P3 (B0H) bit assignment; bit addressable; reset state FFH; note 1

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P3.7/MIN/DI</td>
<td>P3.6/MOUT 2/FSC</td>
<td>P3.5/T1</td>
<td>P3.4/T0</td>
<td>P3.3/EX1N</td>
<td>P3.2/EX0N</td>
<td>P3.1/MOUT 1/DCK</td>
<td>P3.0/MOUT 0/DO</td>
</tr>
</tbody>
</table>

Note

1. The alternative outputs (for MSK, IOM) are connected with the general purpose outputs via an AND logic gate. Therefore when using the alternative functions the corresponding port bits have to be set to a logic 1.

Table 71 P3 pin configuration

<table>
<thead>
<tr>
<th>PORT PINS</th>
<th>CONFIGURATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>P3.7, P3.6, P3.1 and P3.0</td>
<td>see Table 72</td>
</tr>
<tr>
<td>P3.5 to P3.2</td>
<td>quasi-bidirectional</td>
</tr>
</tbody>
</table>

Table 72 Port 3.7, 3.6, 3.1 and 3.0 modes and configuration

<table>
<thead>
<tr>
<th>MSK</th>
<th>IOM</th>
<th>GENERAL PURPOSE I/O PORT (RESET STATE)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SIGNAL</td>
<td>MASTER</td>
</tr>
<tr>
<td>MOUT0</td>
<td>push-pull</td>
<td>DO</td>
</tr>
<tr>
<td>MOUT1</td>
<td>push-pull</td>
<td>DCK</td>
</tr>
<tr>
<td>MOUT2</td>
<td>push-pull</td>
<td>FSC</td>
</tr>
<tr>
<td>MIN</td>
<td>input</td>
<td>DI</td>
</tr>
</tbody>
</table>
16.2.3 PORT 4 REGISTER (P4)

The alternative outputs (GPC, FSO, FSK and LE) are connected with the general purpose outputs via an AND gate. Therefore, when using the alternative functions the corresponding port bits should be set to a logic 1.

Table 73 Port 4 Register (SFR address 98H); bit addressable; reset state 1EHH; note 1

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P4.5/GPC</td>
<td>P4.4/FSI</td>
<td>P4.3</td>
<td>P4.2/FSO</td>
<td>P4.1/FSK</td>
<td>P4.0/LE</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

16.2.4 PORT 4 CONFIGURATION REGISTER (P4CFG)

This register is used to select the output configuration of the pins WR, RD and P4.0 to P4.4. The output configuration is open-drain by default after reset. Note that the output configuration of P4.5 is selected by the P4.5 bit in SFR ALTP.

Table 74 Port 4 Configuration Register (SFR address 9FH); reset state 00H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>WR</td>
<td>RD</td>
<td>EAM</td>
<td>P4.4</td>
<td>P4.3</td>
<td>P4.2</td>
<td>P4.1</td>
<td>P4.0</td>
</tr>
</tbody>
</table>

Table 75 Description of P4CFG bits

<table>
<thead>
<tr>
<th>BIT</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>WR</td>
<td>If WR = 0, then open-drain configuration. If WR = 1, then push-pull configuration.</td>
</tr>
<tr>
<td>6</td>
<td>RD</td>
<td>If RD = 0, then open-drain configuration. If RD = 1, then push-pull configuration.</td>
</tr>
<tr>
<td>5</td>
<td>EAM</td>
<td>The EAM bit is used to select the Enhanced Addressing Mode; this is described in more detail in Chapter 12.</td>
</tr>
<tr>
<td>4</td>
<td>P4.4</td>
<td>If P4.4 = 0, then open-drain configuration. If P4.4 = 1, then push-pull configuration.</td>
</tr>
<tr>
<td>3</td>
<td>P4.3</td>
<td>If P4.3 = 0, then open-drain configuration. If P4.3 = 1, then push-pull configuration.</td>
</tr>
<tr>
<td>2</td>
<td>P4.2</td>
<td>If P4.2 = 0, then open-drain configuration. If P4.2 = 1, then push-pull configuration.</td>
</tr>
<tr>
<td>1</td>
<td>P4.1</td>
<td>If P4.1 = 0, then open-drain configuration. If P4.1 = 1, then push-pull configuration.</td>
</tr>
<tr>
<td>0</td>
<td>P4.0</td>
<td>If P4.0 = 0, then open-drain configuration. If P4.0 = 1, then push-pull configuration.</td>
</tr>
</tbody>
</table>

16.2.5 ALTERNATIVE PORT FUNCTION REGISTER (ALTP)

This register selects the pin configuration for the MSK, IOM master/slave and general purpose function; see Table 77. The general purpose clock function is described in Section 9.1. The LE functionality is described in Section 10.13.

Table 76 Alternative Port Function Register (SFR address ABH); reset state 00H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IOM on P3</td>
<td>IOM master/MSK</td>
<td>P4.5</td>
<td>GPC off/on</td>
<td>GPC source</td>
<td>LE off/on</td>
<td>early LE</td>
<td></td>
</tr>
</tbody>
</table>

Table 77 P3.7, P3.6, P3.1 and P3.0 selection of pin configurations for alternative function

<table>
<thead>
<tr>
<th>ALTP.6</th>
<th>ALTP.5</th>
<th>MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>general purpose I/O port</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>MSK</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>IOM slave</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>IOM master</td>
</tr>
</tbody>
</table>
17 ELECTRICAL CHARACTERISTICS

17.1 Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134); note 1

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD3V</td>
<td>supply voltage 3.0 V (VDD3V2 and VDD3V3)</td>
<td>0.5</td>
<td>+3.6</td>
<td>V</td>
</tr>
<tr>
<td>VDD2.5V</td>
<td>supply voltage 2.5 V (VDD3V1, VDDA, VDDPLL)</td>
<td>0.5</td>
<td>+3.3</td>
<td>V</td>
</tr>
<tr>
<td>VI</td>
<td>input voltage on any pin with respect to ground (VSS)</td>
<td>0.5</td>
<td>VDD + 0.5</td>
<td>V</td>
</tr>
<tr>
<td>IIO</td>
<td>maximum sink/source current for all input/output pins</td>
<td>10</td>
<td>+10</td>
<td>mA</td>
</tr>
<tr>
<td>IVDD, IVSS</td>
<td>maximum DC current for each supply pin</td>
<td>150</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Ptot</td>
<td>total power dissipation</td>
<td>800</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>VESD(HBM)</td>
<td>maximum ESD stress level applied; according to human body model (100 pF; 1.5 kΩ)</td>
<td>1500</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VESD(MM)</td>
<td>maximum ESD stress level applied; according to machine model (200 pF; 0.75 H)</td>
<td>150</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Tamb</td>
<td>operating ambient temperature</td>
<td>25</td>
<td>+70</td>
<td>°C</td>
</tr>
<tr>
<td>Tstg</td>
<td>storage temperature</td>
<td>65</td>
<td>+150</td>
<td>°C</td>
</tr>
</tbody>
</table>

Note
1. Parameters are valid over operating temperature range unless otherwise specified; all voltages are with respect to VSS unless otherwise specified.
17.2 Supply characteristics

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS/REMARKS</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD3V1</td>
<td>digital supply voltage to pins VDD3V1</td>
<td></td>
<td>2.25</td>
<td>2.5</td>
<td>2.75</td>
<td>V</td>
</tr>
<tr>
<td>VDD3V2/3</td>
<td>digital supply voltage to pins VDD3V2 and VDD3V3</td>
<td>voltage must be set equal or higher than VDD3V1</td>
<td>2.25</td>
<td>3.0</td>
<td>3.3</td>
<td>V</td>
</tr>
<tr>
<td>VDDA</td>
<td>analog supply voltage to pin VDDA</td>
<td></td>
<td>2.25</td>
<td>2.5</td>
<td>2.75</td>
<td>V</td>
</tr>
<tr>
<td>VDDPLL</td>
<td>analog supply voltage to pin VDDPLL</td>
<td></td>
<td>2.25</td>
<td>2.5</td>
<td>2.75</td>
<td>V</td>
</tr>
<tr>
<td>IDD(max)</td>
<td>total input current when recording a message from PSTN, CAS, line echo cancellation, listen in on CODEC2 to all supply pins</td>
<td>PLL on; CODEC1 and CODEC2 active; DSP at 42 MHz; microcontroller at 21 MHz; VDD3V1 = VDDA = VDDPLL = 2.75 V; VDD3V2 = VDD3V3 = 3.30 V; no load</td>
<td>28</td>
<td>35</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>VDD3V1 only</td>
<td></td>
<td>22.0</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>VDD3V2 only</td>
<td>no load on port pins</td>
<td>0.01</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>VDD3V3 only</td>
<td>no load on port pins</td>
<td>0.01</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>VDDA only</td>
<td></td>
<td>5.0</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>VDDPLL only</td>
<td></td>
<td>0.5</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>IDD(POTS)</td>
<td>POTS mode supply current to all supply pins</td>
<td>PLL off; DSP only generating DTMF tones; only CODEC1 D/A on; microcontroller in power-down; XTAL runs at 3.58 MHz; PMTR2.0 = 1; CDTR2.0 = 1; VDD3Vx = VDDA = VDDPLL = 2.25 V; no load</td>
<td>2.6</td>
<td>3.5</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>IDD(sys-off)</td>
<td>total input current when in System-off mode</td>
<td>digital-to-analog part of CODEC1 and CODEC2 switched-off</td>
<td>0.17</td>
<td>0.90</td>
<td></td>
<td>mA</td>
</tr>
</tbody>
</table>

POR (Power-on reset)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS/REMARKS</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VB(H)</td>
<td>POR threshold value HIGH</td>
<td>note 1</td>
<td>2.2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>VB(L)</td>
<td>POR threshold value LOW</td>
<td>note 1</td>
<td>1.8</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Vhys</td>
<td>POR hysteresis</td>
<td>note 1</td>
<td>0.08</td>
<td></td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>

OSC

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS/REMARKS</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_L(xtal1,2)</td>
<td>crystal load capacitances at XTAL1 and XTAL2 to VSS</td>
<td>3.45 to 13.824 MHz; note 2</td>
<td>18</td>
<td>39</td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>RS</td>
<td>crystal series resistance</td>
<td>3.58 MHz; note 2</td>
<td></td>
<td>300</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>13.824 MHz; note 2</td>
<td></td>
<td>40</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cp</td>
<td>crystal shunt capacitance</td>
<td>note 2</td>
<td></td>
<td>7</td>
<td></td>
<td>pF</td>
</tr>
</tbody>
</table>

Notes

1. This defines requirements for the external Power-on reset circuit. The exact requirements can be relaxed depending on the specific application. A hysteresis is required to overcome reset oscillations especially in battery operated applications.

2. For these parameters, the recommended external components are specified which are supported by the internal oscillator. This is not measured on a sample-by-sample basis.
17.3 Digital I/O

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IL}$</td>
<td>LOW-level input voltage</td>
<td>note 1</td>
<td>0</td>
<td>0.3$V_{DD3V1}$</td>
<td>V</td>
</tr>
<tr>
<td>SDA and SCL</td>
<td></td>
<td></td>
<td></td>
<td>0.2$V_{DD(periph)}$</td>
<td></td>
</tr>
<tr>
<td>other pins</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>HIGH-level input voltage</td>
<td>note 1</td>
<td>0.7$V_{DD3V1}$</td>
<td>$V_{DD(periph)}$</td>
<td>V</td>
</tr>
<tr>
<td>SDA and SCL</td>
<td></td>
<td></td>
<td></td>
<td>$V_{DD(periph)}$</td>
<td></td>
</tr>
<tr>
<td>other pins</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{OL}$</td>
<td>LOW-level output current</td>
<td>notes 2 and 3</td>
<td>4</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>RD, WR, PSEN, P0, P1, P2, P3, P4 and MA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{OH}$</td>
<td>HIGH-level output current</td>
<td>notes 2 and 3</td>
<td>90(4)(5)</td>
<td>250(4)(5)</td>
<td>mA</td>
</tr>
<tr>
<td>RD(6), WR(6), PSEN, P0, P2, P4(6) and MA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P1.0, P1.1, P1.2, P1.3, P1.4, P1.5 and P3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{load}$</td>
<td>Total static load current on $V_{DD3V2}/V_{DD3V3}$</td>
<td></td>
<td>30</td>
<td></td>
<td>mA</td>
</tr>
</tbody>
</table>

Notes
1. $V_{DD(periph)}$ refers to the peripheral supplies $V_{DD3V2}$ and $V_{DD3V3}$.
2. $V_{DD} = V_{OUT} = 400$ mV (for $I_{OH}$), $V_{OUT} = 400$ mV (for $I_{OL}$).
3. 4 mA drive levels are only guaranteed for $V_{DD3V2/3} > 2.7$ V.
4. On a LOW-to-HIGH transition, the output current value will be 4 mA for one microcontroller clock period, before changing to the specified lower value. $V_{DD3VX} = V_{DDA} = V_{DDPLL} = 2.75$ V.
5. If the MSK mode is activated, the output current value for P3.0, P3.1 and P3.6 will continuously be 4 mA. If the IOM Master mode is activated, the output current value for P3.1 and P3.6 will continuously be 4 mA.
6. When configured as push-pull.
17.4 Analog supplies and general purpose ADC and DAC

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{BGP}$</td>
<td>AVR bandgap voltage</td>
<td>note 1</td>
<td>1.15</td>
<td>1.23</td>
<td>1.30</td>
<td>V</td>
</tr>
<tr>
<td>$V_{REF(RESET)}$</td>
<td>reference voltage, after reset</td>
<td>note 2</td>
<td>1.9</td>
<td>2.0</td>
<td>2.1</td>
<td>V</td>
</tr>
<tr>
<td>$V_{REF(TUNED)}$</td>
<td>reference voltage when tuned via VREF</td>
<td></td>
<td></td>
<td>30</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$dV_{MIC}$</td>
<td>$V_{REF}$ – $V_{MIC}$ input offset voltage</td>
<td>note 3</td>
<td>40</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$V_{ADIN,OFF}$</td>
<td>ADIN1 and ADIN2 input offset voltage</td>
<td></td>
<td>20</td>
<td>50</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$V_{ADIN1,2}$</td>
<td>ADIN1 and ADIN2 input voltage range</td>
<td></td>
<td>0</td>
<td>$V_{REF}$</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$R_{ADIN1,2}$</td>
<td>ADIN1 and ADIN2 input resistance</td>
<td></td>
<td>2</td>
<td>10</td>
<td></td>
<td>M</td>
</tr>
<tr>
<td>$R_{DAOUT}$</td>
<td>DAOUT output resistance</td>
<td>note 4</td>
<td>7</td>
<td></td>
<td></td>
<td>k</td>
</tr>
<tr>
<td>$V_{DAOUT}$</td>
<td>DAOUT output voltage range</td>
<td></td>
<td>8</td>
<td>$V_{REF}$</td>
<td></td>
<td>mV</td>
</tr>
</tbody>
</table>

Notes
1. $V_{BGP}$ output current is zero. Decoupling capacitance between $V_{BGP}$ and $V_{SSA}$ is 100 nF.
2. The $V_{REF}$ output current is zero however the $V_{REF}$ output buffer is loaded via $V_{MIC}$ (see note 3). Decoupling capacitance between $V_{REF}$ and $V_{SSA}$ is between 1 and 100 F, with a 100 nF capacitance in parallel. The output can only source current (i.e. not sink).
3. Pin $V_{MIC}$ is connected to $V_{REF}$ via an internal switch. The $V_{MIC}$ switch is closed by setting SYMOD.4 = 1. The $V_{MIC}$ DC output current is max. 400 mA, and $V_{REF}$ must be programmed to its typical value. For the connections of $V_{MIC}$ to a microphone (see Fig.36). $V_{MIC}$ adjustment can only be done by adjusting $V_{REF}$.
4. Output resistances represent the theoretical maximum which can be guaranteed by design. Actual output resistance values can vary depending on several conditions as processing, temperature and drive signal shape.
17.5 CODECs

For all values specified, V_REF is tuned to 2.0 V; unless mentioned differently, typical values for the analog-to-digital and digital-to-analog filter characteristics conform to the G.712 specification.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>Analog-to-digital path performance</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_MIC</td>
<td>maximum microphone input level</td>
<td>notes 1 and 2</td>
<td></td>
<td></td>
<td>8</td>
<td>dBm</td>
</tr>
<tr>
<td>R_MIC(DM)</td>
<td>microphone input resistance from MIC to MICP, differential mode</td>
<td>notes 3 and 4</td>
<td></td>
<td>250</td>
<td></td>
<td>k</td>
</tr>
<tr>
<td>R_MIC(CM)</td>
<td>microphone input resistance from MIC to VSSA or MICP to VDDA, common mode</td>
<td>notes 3 and 5</td>
<td></td>
<td>25</td>
<td></td>
<td>k</td>
</tr>
<tr>
<td>V_LIFIN(max)</td>
<td>maximum line input level</td>
<td>notes 1 and 6</td>
<td></td>
<td></td>
<td>8</td>
<td>dBm</td>
</tr>
<tr>
<td>R_LIFIN1(dif)</td>
<td>line input resistance from LIFMIN1 to LIFPIN, differential mode</td>
<td>notes 3 and 7</td>
<td></td>
<td>1000</td>
<td></td>
<td>k</td>
</tr>
<tr>
<td>R_LIFIN1(CM)</td>
<td>minimum line input resistance from LIFMIN1 to VSSA or LIFPIN to VDDA, common mode</td>
<td>notes 3 and 8</td>
<td></td>
<td>25</td>
<td></td>
<td>k</td>
</tr>
<tr>
<td>R_LIFIN2(dif)</td>
<td>minimum line input resistance from LIFMIN2 to LIFPIN, differential mode</td>
<td>notes 3 and 9</td>
<td></td>
<td>50</td>
<td></td>
<td>k</td>
</tr>
<tr>
<td>R_LIFIN2(CM)</td>
<td>minimum line input resistance from LIFMIN2 to VSSA, common mode</td>
<td>notes 3 and 10</td>
<td></td>
<td>1000</td>
<td></td>
<td>k</td>
</tr>
<tr>
<td>G_(A/D)(7dB)</td>
<td>typical analog-to-digital path gain of CODEC1/ CODEC2 from LIF/MIC to DR1/DR2</td>
<td>notes 1 and 11</td>
<td></td>
<td>7.1</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>G_(A/D)(23dB)</td>
<td>notes 1 and 12</td>
<td></td>
<td></td>
<td>23.5</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>G_(A/D)(35dB)</td>
<td>notes 1 and 13</td>
<td></td>
<td></td>
<td>35.5</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>G_(A/D)(preamp)</td>
<td>additional path gain for CODEC2 microphone preamplifier</td>
<td>notes 1 and 14</td>
<td></td>
<td>14.5</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>G_(A/D)(7dB/23dB)</td>
<td>delta analog-to-digital path gain of CODEC1/ CODEC2 from LIF/MIC to DR1/DR2</td>
<td>notes 1 and 15</td>
<td></td>
<td>1</td>
<td>0</td>
<td>dB</td>
</tr>
<tr>
<td>G_(A/D)(35dB)</td>
<td>notes 1 and 16</td>
<td></td>
<td></td>
<td>1.5</td>
<td>0.5</td>
<td>dB</td>
</tr>
<tr>
<td>F_(A/D)(idle)</td>
<td>analog-to-digital idle channel noise</td>
<td>notes 1 and 17</td>
<td></td>
<td>85</td>
<td>75</td>
<td>dBm0p</td>
</tr>
<tr>
<td>S/(N+THD)_(A/D)_25</td>
<td>analog-to-digital signal-to-(noise + total harmonic distortion) ratio for CODEC2 at 23 dB gain</td>
<td>notes 1 and 18</td>
<td></td>
<td>76</td>
<td></td>
<td>dBp</td>
</tr>
<tr>
<td>S/(N+THD)_(A/D)_49</td>
<td>notes 1 and 19</td>
<td></td>
<td></td>
<td>40</td>
<td>52</td>
<td>dBp</td>
</tr>
<tr>
<td>S/(N+THD)_(A/D)_65</td>
<td>notes 1 and 20</td>
<td></td>
<td></td>
<td>36</td>
<td></td>
<td>dBp</td>
</tr>
<tr>
<td>S/(N+THD)_(A/D)_9</td>
<td>analog-to-digital signal-to-(noise + total harmonic distortion) ratio for CODEC1 at 7 dB gain</td>
<td>notes 1 and 21</td>
<td></td>
<td>78</td>
<td></td>
<td>dBp</td>
</tr>
<tr>
<td>S/(N+THD)_(A/D)_25</td>
<td>notes 1 and 22</td>
<td></td>
<td></td>
<td>62</td>
<td></td>
<td>dBp</td>
</tr>
<tr>
<td>S/(N+THD)_(A/D)_49</td>
<td>notes 1 and 23</td>
<td></td>
<td></td>
<td>38</td>
<td></td>
<td>dBp</td>
</tr>
<tr>
<td>t_(dig)(A/D)</td>
<td>analog-to-digital path group delay</td>
<td></td>
<td></td>
<td>500</td>
<td></td>
<td>s</td>
</tr>
<tr>
<td></td>
<td><strong>Digital-to-analog path performance</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_LIFOUT</td>
<td>maximum line interface differential output level</td>
<td>note 24</td>
<td></td>
<td>1400</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>R_LIFOUT</td>
<td>line interface output resistance</td>
<td>note 25</td>
<td></td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_SPKRD</td>
<td>maximum speaker differential output level</td>
<td>note 26</td>
<td></td>
<td>1400</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>R_SPKR</td>
<td>speaker output resistance</td>
<td>note 25</td>
<td></td>
<td>8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Digital telephone answering machine chip

**Notes**

1. For the definition of the amplitude units (dB, dBm, dBm0, dBmp, dBm0p) see Section 13.1. All measurements are performed with chopping switched on (PMTR2 = 04H) and unless mentioned otherwise, all measurements are performed in RTC mode = 0 (CKCON.6 = 0) and at nominal supply voltage (VDDA = 2.50 V).

2. Maximum sinewave RMS level applied differentially between pins MICP and MICM. The analog-to-digital path gain for CODEC2 is set to 7 dB (DTCON.1 = 1, DTCON.2 = 0). For larger input levels the output signal will saturate. For higher analog-to-digital gain settings (including the microphone preamplifier), the maximum RMS input level will decrease by the same amount as the gain will increase.

3. All input resistances represent the theoretical minimum which can be guaranteed by design. Note that given input resistance values can vary depending on several conditions as processing, temperature and input signal shape. For the measurement, the input signal is a 1 kHz sine wave which is AC coupled with a 1 \( \mu \)F capacitor (see Application example in Fig. 36). The input resistance will increase when others than the noted gains are selected. For detailed information on input resistances for all gain settings, refer to the PCD6001 application note which is available.

4. The differential resistance is seen between pins MICP and MICM. The minimum resistance will be seen for an analog-to-digital path gain of 7 dB and will slightly increase for all other gain settings.

5. The common mode resistance is seen between MICP/MICM and VSSA. MICP and MICM are shorted. It corresponds to RMICVDD || RMICVSS (see Fig. 36). The minimum resistance will be seen for an analog-to-digital path gain of 23/35 dB and will increase for other gain settings.

6. Maximum sinewave RMS level applied differentially between pins LIFPIN and LIFMIN1/LIFMIN2. VREF is tuned to 2.0 V and the analog-to-digital path gain for CODEC1 is set to 7 dB (CDVC1.3 = 0, DTCON.5 = 0). For larger input levels the output signal will saturate. For higher analog-to-digital gain settings, the maximum RMS input level will decrease by the same amount as the gain will increase.

7. The differential resistance is seen between pins LIFPIN and LIFMIN1. The minimum resistance will be seen for an analog-to-digital path gain of 23/35 dB and will increase for other gain settings.

8. The common mode resistance is seen between LIFPIN/LIFMIN1 and VSSA. LIFPIN and LIFMIN1 are shorted. It corresponds to RLIF1VDD || RLIF1VSS (see Fig. 36). The minimum resistance will be seen for an analog-to-digital path gain of 7 dB and will increase for other gain settings.

9. The differential resistance is seen between pins LIFPIN and LIFMIN2. The minimum resistance will be seen for an analog-to-digital path gain of 23/35 dB and will increase for other gain settings.

10. The common mode resistance is seen between LIFPIN/LIFMIN2 and VSSA. LIFPIN and LIFMIN2 are shorted. It corresponds to RLIF2VDD || RLIF2VSS (see Fig. 36). The minimum resistance will be seen for an analog-to-digital path gain of 7 dB and will increase for other gain settings.

11. Absolute typical gain for CODEC1 and CODEC2 for gain step 7dB (CDVC1.3 = 0, DTCON.5 = 0 and DTCON.1 = 1), measured at the DR1/DR2 bitstream interface as defined in Fig. 29 using a 1020 Hz sinewave. VREF is tuned to 2.00 V.

12. Absolute typical gain for CODEC1 and CODEC2 for gain step 23 dB (CDVC1.3 = 1, CDVC2.3 = 0 and DTCON.5 = 0, DTCON.1 = 0), measured at the DR1/DR2 bitstream interface as defined in Fig. 29 using a 1020 Hz sinewave. VREF is tuned to 2.00 V.
13. Absolute typical gain for CODEC1 and CODEC2 for gain step 35 dB (CDVC2.3 = 1, DTCON.5 = 1 and DTCON.1 = 0), measured at the DR1/DR2 bitstream interface as defined in Fig.29 using a 1020 Hz sinewave. V_REF is tuned to 2.00 V.

14. Absolute typical additional gain for CODEC2 when enabling the 15 dB microphone preamplifier (DTCON.1 = 0 and DTCON.2 = 1), measured using a 1020 Hz sinewave. V_REF is tuned to 2.00 V.

15. The deviation of the actual gain for CODEC1 and CODEC2 from the specified absolute typical gain for gain steps 7 dB and +23 dB (CDVC2.3 = 0 and DTCON.5 = 0), measured at the DR1/DR2 bitstream interface as defined in Fig.29 using a 1020 Hz sinewave. Including eventual gain variation for CODEC2 when enabling the microphone preamplifier.

16. The deviation of the actual gain for CODEC1 and CODEC2 from the specified absolute typical gain for gain step 35 dB (CDVC2.3 = 1, DTCON.5 = 1 and DTCON.1 = 0), measured at the DR1/DR2 bitstream interface as defined in Fig.29 using a 1020 Hz sinewave. V_REF is tuned to 2.00 V. Including eventual gain variation for CODEC2 when enabling the microphone preamplifier.

17. The analog-to-digital path gain is set to 7 dB for CODEC1 and to 23 dB for CODEC2 (CDVC1.3 = 0, CDVC2.3 = 0, DTCON.5 = 0, DTCON.1 = 0 and DTCON.2 = 0). LIFPIN and LIFMIN1 or LIFMIN2 are shorted together for CODEC1, MICP and MICM are shorted together for CODEC2. The measured value is psophometrically weighted.

18. The analog-to-digital path gain is set to 23 dB for CODEC2 (CDVC2.3 = 0, DTCON.1 = 0 and DTCON.2 = 0), when a sinewave of 1020 Hz with a level of -25 dBm is applied between MICP and MICM. The value includes harmonic distortion and is psophometrically weighted.

19. The analog-to-digital path gain is set to 23 dB for CODEC2 (CDVC2.3 = 0, DTCON.1 = 0 and DTCON.2 = 0), when a sinewave of 1020 Hz with a level of -49 dBm is applied between MICP and MICM. The value includes harmonic distortion and is psophometrically weighted.

20. The analog-to-digital path gain is set to 23 dB for CODEC2 (CDVC2.3 = 0, DTCON.1 = 0 and DTCON.2 = 0), when a sinewave of 1020 Hz with a level of -65 dBm is applied between MICP and MICM. The value includes harmonic distortion and is psophometrically weighted.

21. The analog-to-digital path gain is set to 7 dB for CODEC1 (CDVC1.3 = 0 and DTCON.5 = 0), when a sinewave of 1020 Hz with a level of -9 dBm is applied between LIFPIN and LIFMIN1 or LIFMIN2. The value includes harmonic distortion and is psophometrically weighted.

22. The analog-to-digital path gain is set to 7 dB for CODEC1 (CDVC1.3 = 0 and DTCON.5 = 0), when a sinewave of 1020 Hz with a level of -25 dBm is applied between LIFPIN and LIFMIN1 or LIFMIN2. The value includes harmonic distortion and is psophometrically weighted.

23. The analog-to-digital path gain is set to 7 dB for CODEC1 (CDVC1.3 = 0 and DTCON.5 = 0), when a sinewave of 1020 Hz with a level of -49 dBm is applied between LIFPIN and LIFMIN1 or LIFMIN2. The value includes harmonic distortion and is psophometrically weighted.

24. Sinewave RMS level measured differentially between pins LIFPOUT and LIFMOUT. The digital-to-analog path gain is set to 6 dB (CDVC1.7 = 1 and CDVC1.6 = 1). The input signal is 1020 Hz with the maximum level of 3.14 dBm at the PCM interface (see Section 13.1 for definitions). Load resistance is greater than 400 Ω. Lower load resistances will cause harmonic distortion greater than 1% at the Line output.

25. All output resistances represent the theoretical maximum which can be guaranteed by design at maximum signal strength (as defined in note 24). Actual output resistance values can vary depending on several conditions as processing, temperature and drive signal shape. For smaller signals the output resistance will strongly decrease.

26. Sinewave RMS level measured differentially between pins SPKRP and SPKRM. The digital-to-analog path gain is set to 6 dB (CDVC2.7 = 1 and CDVC2.6 = 1). The input signal is 1020 Hz with the maximum level of 3.14 dBm at the PCM interface (see Section 13.1 for definitions). Load resistance is greater than 100 Ω. Lower load resistances will cause harmonic distortion greater than 1% at the speaker output.

27. The deviation of the actual digital-to-analog gain from the nominal digital-to-analog gain as specified in CDVC1/CDVC2, measured at the DT1/DT2 bitstream interface as defined in using a 1020 Hz sinewave. V_REF is tuned to 2.00 V.
28. The digital-to-analog path gain for CODEC1 and CODEC2 is set to 0 dB (CDVC1/2 = 8xH). The DSP is in Idle mode. The value is differentially measured and psophometrically weighted.

29. The digital-to-analog path gain in control register CDVC1/2 = 8xH is set to 0 dB for CODEC1 and CODEC2, when a bit stream representing a sinewave of 970 Hz with a level of 0 dBm0 is applied at the PCM interface (DSP output). The value includes harmonic distortion and is psophometrically weighted. The load between SPKRM and SPKRP or LIFMOUT and LIFPOUT is 100 pF in parallel to 150 W and 800 mH.

30. The digital-to-analog path gain in control register CDVC1/2 = 8xH is set to 0 dB for CODEC1 and CODEC2, when a bit stream representing a sinewave of 970 Hz with a level of -40 dBm0 is applied at the PCM interface (DSP output). The value includes harmonic distortion and is psophometrically weighted. The load between SPKRM and SPKRP or LIFMOUT and LIFPOUT is 100 pF in parallel to 150 W and 800 mH.
Fig.36 Application example: supply and analog input connections for line interface, caller ID and handsfree.

(1) The decoupling capacitors for $V_{DD3V1}$, $V_{DD3V2}$ and $V_{DD3V3}$ must be mounted as close as possible to the respective pins.
Fig.37 Stand alone digital answering machine with handsfree application example.

Fig.38 Digital telephone answering machine with handsfree application example.
Digital telephone answering machine chip  

Fig. 39 Analog cordless base station with digital handsfree answering machine application example.

Fig. 40 Portable voice memo recorder application example.
Digital telephone answering machine chip

**Fig.41** Automotive application example (audible car status information is presented to the driver).
19 PACKAGE OUTLINE

QFP80: plastic quad flat package; 80 leads (lead length 1.95 mm); body 14 x 20 x 2.8 mm  

SOT318-2

DIMENSIONS (mm are the original dimensions)

<table>
<thead>
<tr>
<th>UNIT</th>
<th>A</th>
<th>A₁</th>
<th>A₂</th>
<th>A₃</th>
<th>bₚ</th>
<th>c</th>
<th>E⁽¹⁾</th>
<th>E⁽¹⁾</th>
<th>e</th>
<th>Hₐ</th>
<th>Hₜ</th>
<th>Hₑ</th>
<th>L</th>
<th>Lₚ</th>
<th>v</th>
<th>w</th>
<th>y</th>
<th>Z₀⁽¹⁾</th>
<th>Zₑ⁽¹⁾</th>
</tr>
</thead>
<tbody>
<tr>
<td>mm</td>
<td>3.2</td>
<td>0.25</td>
<td>2.90</td>
<td>0.25</td>
<td>0.45</td>
<td>0.30</td>
<td>0.25</td>
<td>0.14</td>
<td>20.1</td>
<td>19.9</td>
<td>14.1</td>
<td>13.9</td>
<td>0.8</td>
<td>24.2</td>
<td>23.6</td>
<td>18.2</td>
<td>17.6</td>
<td>1.95</td>
<td>1.0</td>
</tr>
</tbody>
</table>

Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION
SOT318-2

REFERENCES
IEC | JEDEC | EIAJ | EUROPEAN PROJECTION | ISSUE DATE
-----|--------|------|----------------------|--------
MO-112 | | | | 97-08-01 | 99-12-27
20 SOLDERING

20.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26: Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

20.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

20.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed. If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.
- The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a 45 ° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.
- During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.
- Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

20.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.
## 20.5 Suitability of surface mount IC packages for wave and reflow soldering methods

<table>
<thead>
<tr>
<th>PACKAGE</th>
<th>SOLDERING METHOD</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>WAVE</td>
</tr>
<tr>
<td>BGA, LFBGA, SQFP, TFBGA</td>
<td>not suitable</td>
</tr>
<tr>
<td>HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS</td>
<td>not suitable(2)</td>
</tr>
<tr>
<td>PLCC(3), SO, SOJ</td>
<td>suitable</td>
</tr>
<tr>
<td>LQFP, QFP, TQFP</td>
<td>not recommended(3)(4)</td>
</tr>
<tr>
<td>SSOP, TSSOP, VSO</td>
<td>not recommended(5)</td>
</tr>
</tbody>
</table>

### Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the “Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods”.

2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).

3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.

4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.

5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
Digital telephone answering machine chip  
PCD6001

21 DATA SHEET STATUS

<table>
<thead>
<tr>
<th>DATA SHEET STATUS(1)</th>
<th>PRODUCT STATUS(2)</th>
<th>DEFINITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Objective data</td>
<td>Development</td>
<td>This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.</td>
</tr>
<tr>
<td>Preliminary data</td>
<td>Qualification</td>
<td>This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.</td>
</tr>
<tr>
<td>Product data</td>
<td>Production</td>
<td>This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.</td>
</tr>
</tbody>
</table>

Notes
1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

22 DEFINITIONS

Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

23 DISCLAIMERS

Life support applications These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
24 PURCHASE OF PHILIPS I²C COMPONENTS

Purchase of Philips I²C components conveys a license under the Philips’ I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.
Digital telephone answering machine chip

PCD6001

NOTES
Digital telephone answering machine chip

NOTES
Digital telephone answering machine chip

NOTES