HT-80C51 microcontroller

The HT-80C51 is the second-generation Handshake Technology implementation of the ubiquitous 80C51 8-bit microcontroller. Functionally compatible with the original 80C51, it allows designers to leverage the vast existing software library available on the market. It is ideal for use in any 80C51 application, delivering improved performance at a significantly lower power level. This highly flexible block is capable of operating in either synchronous or asynchronous mode and is fully configurable with a growing range of peripheral functions.

As with all Handshake Technology implementations, the HT-80C51 boasts minimal operational power consumption, zero stand-by power and immediate wake-up. This enables the maximum functionality to be squeezed into even the tightest energy budget and ensures optimal performance at any system-clock speed. Furthermore, very low electromagnetic emission (EME) levels and current peaks offer easy integration with RF and analog circuitry.

Applications
The HT-80C51 delivers unique benefits to any application where a clocked 80C51 core can be used, particularly when power consumption or electromagnetic interference is an important issue. Handshake Technology implementations of the 80C51 have been used in numerous ICs across various markets including wireless, smart card and automotive.

Key features
• Extremely low power consumption, just 0.15 nJ per instruction
• Very low electromagnetic emission
• Supply current peaks at least a factor of five lower than clocked alternatives
• Configurable core with a range of 80C51 peripherals and customizable memory interfaces
• Both core and peripherals consume zero power in idle mode yet immediately respond to interrupts
• Can operate in asynchronous or synchronous mode, controlled via a dedicated input or special function register (SFR)
  - In asynchronous mode the CPU runs at its natural speed and is not affected by a slow system clock
  - In synchronous mode the CPU synchronizes to the clock such that the number of clock cycles per instruction is the same as the number of machine cycles for a clocked implementation
**Modules**

The HT-80C51 implementation is functionally compatible with the original 80C51 core, with identical CPU and peripheral states at the instruction cycle boundaries. Numerous core and peripheral modules are available. These include:

- HT-80C51 CPU
- Interrupt controllers with different numbers of interrupt lines
- Timer 0
- Timer 1
- UART
- SPI
- I²C
- Peripheral bus bridge (connects synchronous peripheral modules)

Further peripheral functions are being developed, and specific modules can be implemented on demand.

**Delivery**

The HT-80C51 delivery comprises:

- A firm netlist with the HT-80C51 design mapped onto the customer-selected standard-cell library
  - The netlist includes an optional Design-for-Test solution based on scan testing
- Test patterns for embedded scan test or the re-model files to enable generation of the patterns
- Various scripts to support the hardening of the design via tasks such as
  - Drive-strength fixing
  - Local clock tree balancing
  - Scan-clock distribution
  - Delay adjustment to adapt timing margins to post-layout timing parameters

---

**Characterization**

The following table is valid at 25 °C for fully scan-testable cores manufactured in a typical 1.8 V, 0.18 µm CMOS process.

<table>
<thead>
<tr>
<th></th>
<th>Area (Geq)</th>
<th>Performance</th>
<th>Power consumption</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>(MIPS)</td>
<td>(MHz)</td>
</tr>
<tr>
<td>HT-80C51</td>
<td>6000</td>
<td>6.3</td>
<td>60.5&lt;sup&gt;2&lt;/sup&gt;</td>
</tr>
<tr>
<td>Standard clocked 80C51&lt;sup&gt;3&lt;/sup&gt;</td>
<td>5600</td>
<td>4.8</td>
<td>46.0</td>
</tr>
</tbody>
</table>

<sup>1</sup> The average execution time of an instruction is 9.6 clock cycles (1.6 machine cycles)

<sup>2</sup> Equivalent performance assuming 6 clock cycles per machine cycle

<sup>3</sup> 6 clock cycles per machine cycle