| |||||||||||||||||||
Product Information Device Database® Evaluation Software Compliance Testing Distributors | Digital Core Design DR80390XPThe Digital Core Design DR80390XP is an 80390/8051 based Pipelined High Performance Microcontroller IP Core with DoCD - DCD on-Chip Debugger. It is available for FPGA and ASIC usages as fully synchronous design with single clock domain. Its architecture is 7 times faster compared to legacy 80C51, area optimized, and low power. Main features and peripherals: up to 16 MB on-chip/off-chip CODE, 256 Bytes on-chip RAM, 16 MB XDATA, 8-bit stack pointer, PMU - Power Management Unit, CODE/XDATA Wait State feature, 2 DPTRs, CODE/XDATA Wait State feature, PMU - Power Management Unit, 15 Interrupts/2 priority levels, 32 I/O lines, 3 Timers/Counters, Watchdog timer, 2 UARTs, SPI - Serial Peripheral Interface, Master & Slave I2C, MDU - 16/32-bit Math Coprocessor, Floating Point Coprocessor,.
| ||||||||||||||||||
| |||||||||||||||||||