



## 8-BIT MICROCONTROLLER

### GENERAL DESCRIPTION

The W78L33 microcontroller supplies a wider frequency range and supply voltages than most 8-bit microcontrollers on the market. It is functional compatible with the industry standard 80C32 microcontroller series except the one extra 4-bit bit-addressable I/O port (Port 4). The W78L33 contains four 8-bit bidirectional parallel ports, three 16-bit timer/counters and a serial port. These peripherals are supported by a six-source, two-level interrupt capability. There are 256 bytes of RAM, and the device supports ROMless operation for application programs.

The W78L33 microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

### FEATURES

- Fully static design 8-bit CMOS microcontroller
- Supply voltage of 1.8V to 5.5V
- DC-24 MHz operation
- 256 bytes of on-chip scratchpad RAM
- ROMless operation
- 64K bytes program memory address space
- 64K bytes data memory address space
- Four 8-bit bidirectional ports
- Three 16-bit timer/counters
- One full duplex serial port
- Boolean processor
- Six-sources, two-level interrupt capability
- Built-in power management
- One extra 4-bit bit-addressable I/O port
- Packages:
  - PLCC 44: W78L33P-24
  - QFP 44: W78L33F-24





**PIN DESCRIPTION**

**P0.0- P0.7**

Port 0, Bits 0 through 7. Port 0 is a bidirectional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.

**P1.0- P1.7**

Port 1, Bits 0 through 7. Port 1 is a bidirectional I/O port with internal pull-ups. Pins P1.0 and P1.1 also serve as T2 (Timer 2 external input) and T2EX (Timer 2 capture/reload trigger), respectively.

**P2.0- P2.7**

Port 2, Bits 0 through 7. Port 2 is a bidirectional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

**P3.0- P3.7**

Port 3, Bits 0 through 7. Port 3 is a bidirectional I/O port with internal pull-ups. All bits have alternate functions, which are described below:

PIN	ALTERNATE FUNCTION
P3.0	RXD Serial Receive Data
P3.1	TXD Serial Transmit Data
P3.2	$\overline{\text{INT0}}$ External Interrupt 0
P3.3	$\overline{\text{INT1}}$ External Interrupt 1
P3.4	T0 Timer 0 Input
P3.5	T1 Timer 1 Input
P3.6	$\overline{\text{WR}}$ Data Write Strobe
P3.7	$\overline{\text{RD}}$ Data Read Strobe

**P4.0- P4.3**

Another bit-addressable bidirectional I/O port P4. P4.3 and P4.2 are alternative function pins. It can be used as general I/O pins.

**$\overline{\text{EA}}$**

External Address Input, active low. This pin forces the processor to execute out of external ROM. This pin should be kept low for all W78L33 operations.

**RST**

Reset Input, active high. This pin resets the processor. It must be kept high for at least two machine cycles in order to be recognized by the processor.

## ALE

Address Latch Enable Output, active high. ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is skipped during external data memory accesses. ALE goes to a high state during reset with a weak pull-up.

## PSEN

Program Store Enable Output, active low.  $\overline{\text{PSEN}}$  enables the external ROM onto the Port 0 address/data bus during fetch and MOV<sub>C</sub> operations.  $\overline{\text{PSEN}}$  goes to a high state during reset with a weak pull-up.

## XTAL1

Crystal 1. This is the crystal oscillator input. This pin may be driven by an external clock.


## XTAL2

Crystal 2. This is the crystal oscillator output. It is the inversion of XTAL1.

## VSS, VDD

Power Supplies. These are the chip ground and positive supplies.

## BLOCK DIAGRAM





## FUNCTIONAL DESCRIPTION

The W78L33 architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, 256 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different instruction and references both a 64K program address space and a 64K data storage space.

### Timers 0, 1, and 2

Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0, 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2.

The operations of Timer 0 and Timer 1 are the same as in the W78C31. Timer 2 is a special feature of the W78L33: it is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, auto-reload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.

### Clock

The W78L33 is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78L33 relatively insensitive to duty cycle variations in the clock.

### Crystal Oscillator

The W78L33 incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground, and a resistor must also be connected from XTAL1 to XTAL2 to provide a DC bias when the crystal frequency is above 24 MHz.

### External Clock

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator. As a result, the external clock signal should have an input one level of greater than 3.5 volts when  $V_{DD} = 5V$ .

## Power Management

### Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

### Power-down Mode

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks, including the oscillator are stopped. The only way to exit power-down mode is by a reset.



## Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running.

An internal trigger circuit in the reset line is used to deglitch the reset line when the W78L33 is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

## PORT4

Another bit-addressable port P4 is also available and only 4 bits (P4<3:0>) can be used. This port address is located at 0D8H with the same function as that of port P1,

```
Example: P4      REG  0D8H
         MOV   P4, #0AH   ; Output data "A" through P4.0–P4.3.
         MOV   A, P4      ; Read P4 status to Accumulator.
         SETB  P4.0       ; Set bit P4.0
         CLR   P4.1       ; Clear bit P4.1
```

## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	V <sub>CC</sub> -V <sub>SS</sub>	-0.3	+7.0	V
Input Voltage	V <sub>IN</sub>	V <sub>SS</sub> -0.3	V <sub>CC</sub> +0.3	V
Operating Temperature	T <sub>A</sub>	0	70	°C
Storage Temperature	T <sub>ST</sub>	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## DC CHARACTERISTICS

(V<sub>DD</sub>-V<sub>SS</sub> = 5V ±10%, T<sub>A</sub> = 25°C, F<sub>osc</sub> = 20 MHz, unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION		UNIT	TEST CONDITIONS
		MIN.	MAX.		
Operating Voltage	V <sub>DD</sub>	1.8	5.5	V	
Operating Current	I <sub>DD</sub>	-	20	mA	No load, V <sub>DD</sub> = 5.5V, 20 MHz
		-	3	mA	No load, V <sub>DD</sub> = 2.0V, 16 MHz
Idle Current	I <sub>IDLE</sub>	-	6	mA	V <sub>DD</sub> = 5.5V, F <sub>osc</sub> = 20 MHz
		-	1.5	mA	V <sub>DD</sub> = 2.0V, F <sub>osc</sub> = 16 MHz
Power Down Current	I <sub>PWDN</sub>	-	50	μA	V <sub>DD</sub> = 5.5V, F <sub>osc</sub> = 20 MHz
		-	20	μA	V <sub>DD</sub> = 2.0V, F <sub>osc</sub> = 16 MHz



## DC Characteristics, continued

PARAMETER	SYM.	SPECIFICATION		UNIT	TEST CONDITIONS
		MIN.	MAX.		
Input Current P1, P2, P3, P4	IIN1	-50	+10	μA	V <sub>DD</sub> = 5.5V V <sub>IN</sub> = 0V or V <sub>DD</sub>
Input Current RST	IIN2	-10	+300	μA	V <sub>DD</sub> = 5.5V 0 < V <sub>IN</sub> < V <sub>DD</sub>
Input Leakage Current P0, $\overline{EA}$	ILK	-10	+10	μA	V <sub>DD</sub> = 5.5V 0V < V <sub>IN</sub> < V <sub>DD</sub>
Logic 1 to 0 Transition Current P1, P2, P3, P4	ITL [*3]	-500	-	μA	V <sub>DD</sub> = 5.5V V <sub>IN</sub> = 2.0V
Input Low Voltage P0, P1, P2, P3, P4, $\overline{EA}$	VIL1	0	0.8	V	V <sub>DD</sub> = 4.5V
		0	0.5	V	V <sub>DD</sub> = 2.0V
Input Low Voltage RST[*1]	VIL2	0	0.8	V	V <sub>DD</sub> = 4.5V
		0	0.3	V	V <sub>DD</sub> = 2.0V
Input Low Voltage XTAL1 [*3]	VIL3	0	0.8	V	V <sub>DD</sub> = 4.5V
		0	0.6	V	V <sub>DD</sub> = 2.0V
Input High Voltage P0, P1, P2, P3, P4, $\overline{EA}$	VIH1	2.4	V <sub>DD</sub> + 0.2	V	V <sub>DD</sub> = 5.5V
		1.4	V <sub>DD</sub> + 0.2	V	V <sub>DD</sub> = 2.0V
Input High Voltage RST[*1]	VIH2	3.5	V <sub>DD</sub> + 0.2	V	V <sub>DD</sub> = 5.5V
		1.7	V <sub>DD</sub> + 0.2	V	V <sub>DD</sub> = 2.0V
Input High Voltage XTAL1 [*3]	VIH3	3.5	V <sub>DD</sub> + 0.2	V	V <sub>DD</sub> = 5.5V
		1.6	V <sub>DD</sub> + 0.2	V	V <sub>DD</sub> = 2.0V
Output Low Voltage P1, P2, P3, P4	VOL1	-	0.45	V	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = +2 mA
		-	0.25	V	V <sub>DD</sub> = 2.0V, I <sub>OL</sub> = +1 mA
Output Low Voltage P0, ALE, $\overline{PSEN}$ [*2]	VOL2	-	0.45	V	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = +4 mA
		-	0.25	V	V <sub>DD</sub> = 2.0V, I <sub>OL</sub> = +2 mA
Sink Current P1, P2, P3, P4	ISK1	4	9	mA	V <sub>DD</sub> = 4.5V, V <sub>in</sub> = 0.45V
		1.8	5.4	mA	V <sub>DD</sub> = 2.0V, V <sub>in</sub> = 0.45V
Sink Current P0, ALE, $\overline{PSEN}$	ISK2	8	16	mA	V <sub>DD</sub> = 4.5V, V <sub>in</sub> = 0.45V
		4.5	9	mA	V <sub>DD</sub> = 2.0V, V <sub>in</sub> = 0.45V
Output High Voltage P1, P2, P3, P4	VOH1	2.4	-	V	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -100 μA
		1.4	-	V	V <sub>DD</sub> = 2.0V, I <sub>OH</sub> = -8 μA



## DC Characteristics, continued

PARAMETER	SYM.	SPECIFICATION		UNIT	TEST CONDITIONS
		MIN.	MAX.		
Output High Voltage	VOH2	2.4	-	V	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -400 μA
P0, ALE, $\overline{\text{PSEN}}$ [*2]		1.4	-	V	V <sub>DD</sub> = 2.0V, I <sub>OH</sub> = -200 μA
Source Current	ISR1	-100	-250	μA	V <sub>DD</sub> = 4.5V, V <sub>in</sub> = 2.4V
P1, P2, P3, P4		-12	-30	μA	V <sub>DD</sub> = 2.0V, V <sub>in</sub> = 1.4V
Source Current	ISR2	-8	-16	mA	V <sub>DD</sub> = 4.5V, V <sub>in</sub> = 2.4V
P0, ALE, $\overline{\text{PSEN}}$		-1.4	-2.4	mA	V <sub>DD</sub> = 2.0V, V <sub>in</sub> = 1.4V


### Notes:

- \*1. RST pin is a Schmitt trigger input.
- \*2. P0, ALE and  $\overline{\text{PSEN}}$  are tested in the external access mode.
- \*3. XTAL1 is a CMOS input.
- \*4. Pins of P1, P2, P3, P4 can source a transition current when they are being externally driven from 1 to 0.

## AC CHARACTERISTICS

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a  $\pm 20$  nS variation. The numbers below represent the performance expected from a 0.5 micron CMOS process when using 2 and 4 mA output buffers.

### Clock Input Waveform



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	FOP	0	-	24	MHz	1
Clock Period	TCP	25	-	-	nS	2
Clock High	TCH	10	-	-	nS	3
Clock Low	TCL	10	-	-	nS	3

### Notes:

- 1. The clock may be stopped indefinitely in either state.
- 2. The T<sub>CP</sub> specification is used as a reference in other specifications.
- 3. There are no duty cycle requirements on the XTAL1 input.





### Program Fetch Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 T <sub>CP</sub> -Δ	-	-	nS	4
Address Hold after ALE Low	TAAH	1 T <sub>CP</sub> -Δ	-	-	nS	1, 4
ALE Low to PSEN Low	TAPL	1 T <sub>CP</sub> -Δ	1T <sub>cp</sub>	1T <sub>cp</sub> +Δ	nS	4
PSEN Low to Data Valid	TPDA	-	-	2 T <sub>CP</sub>	nS	2
Data Hold after PSEN High	TPDH	0	-	1 T <sub>CP</sub>	nS	3
Data Float after PSEN High	TPDZ	0	-	1 T <sub>CP</sub>	nS	
ALE Pulse Width	TALW	2 T <sub>CP</sub> -Δ	2 T <sub>CP</sub>	-	nS	4
PSEN Pulse Width	TPSW	3 T <sub>CP</sub> -Δ	3 T <sub>CP</sub>	-	nS	4

Notes:

1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle.
2. Memory access time is 3 T<sub>CP</sub>.
3. Data have been latched internally prior to PSEN going high.
4. "Δ" ( due to buffer driving delay and wire loading) is 20 nS.

### Data Read Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
ALE Low to RD Low	TDAR	3 T <sub>CP</sub> -Δ	-	3 T <sub>CP</sub> +Δ	nS	1, 2
RD Low to Data Valid	TDDA	-	-	4 T <sub>CP</sub>	nS	1
Data Hold after RD High	TDDH	0	-	2 T <sub>CP</sub>	nS	
Data Float after RD High	TDDZ	0	-	2 T <sub>CP</sub>	nS	
RD Pulse Width	TDRD	6 T <sub>CP</sub> -Δ	6 T <sub>CP</sub>	-	nS	2

Notes:

1. Data memory access time is 8 T<sub>CP</sub>.
2. "Δ" (due to buffer driving delay and wire loading) is 20 nS.

### Data Write Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to WR Low	TDAW	3 T <sub>CP</sub> -Δ	-	3 T <sub>CP</sub> +Δ	nS
Data Valid to WR Low	TDAD	1 T <sub>CP</sub> -Δ	-	-	nS
Data Hold from WR High	TDWD	1 T <sub>CP</sub> -Δ	-	-	nS
WR Pulse Width	TDWR	6 T <sub>CP</sub> -Δ	6 T <sub>CP</sub>	-	nS

Note: "Δ" ( due to buffer driving delay and wire loading) is 20 nS.


**Port Access Cycle**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 T <sub>CP</sub>	-	-	nS
Port Input Hold from ALE Low	TPDH	0	-	-	nS
Port Output to ALE	TPDA	1 T <sub>CP</sub>	-	-	nS


Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

**TIMING WAVEFORMS**

**Program Fetch Cycle**




**Data Read Cycle**






Timing Waveforms, continued

**Data Write Cycle**




**Port Access Cycle**






## PACKAGE DIMENSIONS

### 44-pin PLCC



### 44-pin QFP





**Headquarters**

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5792697  
<http://www.winbond.com.tw/>  
Voice & Fax-on-demand: 886-2-7197006

**Taipei Office**

11F, No. 115, Sec. 3, Min-Sheng East Rd.,  
Taipei, Taiwan  
TEL: 886-2-7190505  
FAX: 886-2-7197502

**Winbond Electronics (H.K.) Ltd.**

Rm. 803, World Trade Square, Tower II,  
123 Hoi Bun Rd., Kwun Tong,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

**Winbond Electronics North America Corp.**

**Winbond Memory Lab.**  
**Winbond Microelectronics Corp.**  
**Winbond Systems Lab.**  
2727 N. First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 408-9436666  
FAX: 408-5441798

---

Note: All data and specifications are subject to change without notice.