INTEGRATED CIRCUITS

ERRATA SHEET

Date: 2009 May 11
Document Release: Version 1.1
Device Affected: LPC2361

This errata sheet describes both the functional problems and any deviations from the electrical specifications known at the release date of this document.

Each deviation is assigned a number and its history is tracked in a table at the end of the document.

2009 May 11



Document revision history

	Rev	Date	Description
F	1.1	May 11 2009	Added Rev D
	1.0	September 4 2008	First version

Identification

The typical LPC2361 devices have the following top-side marking:

LPC2361xxx

XXXXXX

xxYYWW R[x]

The last/second to last letter in the third line (field 'R') will identify the device revision. This Errata Sheet covers the following revisions of the LPC2361:

Revision Identifier (R)	Comment
'B'	First device revision
'D'	Second device revision

Field 'YY' states the year the device was manufactured. Field 'WW' states the week the device was manufactured during that year.

Errata Overview - Functional Problems

Functional Problem	Short Description	Device Revision the problem occurs in
Core.1	Incorrect update of the Abort Link register in Thumb state	B, D
CAN.1	Data overrun condition can lock the CAN controller	В
Deep Power Down.1	Deep Power Down mode is not functional	В
Vbat.1	Increased power consumption on Vbat when Vbat is powered before the 3.3 V supply used by rest of device	В

Errata Overview - AC/DC Deviations

AC/DC Deviation		Errata occurs in device revision
n/a	n/a	n/a

Errata Notes

Notes	Short Description	Device Revision the note applies to
Note 1	When the input voltage is Vi \geq Vdd I/O + 0.5 v on each of the following port pins P0.23, P0.24, P0.25, P0.26, P1.30, and P1.31 (configured as general purpose input pin (s)), current must be limited to less than 4 mA by using a series limiting resistor.	B, D

Functional Problems of LPC2361

Core.1 Incorrect update of the Abort Link register in Thumb state

Introduction: If the processor is in Thumb state and executing the code sequence STR, STMIA or PUSH followed

by a PC relative load, and the STR, STMIA or PUSH is aborted, the PC is saved to the abort link

register.

Problem: In this situation the PC is saved to the abort link register in word resolution, instead of half-word

resolution.

Conditions:

The processor must be in Thumb state, and the following sequence must occur:

<any instruction>

<STR, STMIA, PUSH> <---- data abort on this instruction

LDR rn, [pc,#offset]

In this case the PC is saved to the link register R14_abt in only word resolution, not half-word resolution. The effect is that the link register holds an address that could be #2 less than it should be, so any abort handler could return to one instruction earlier than intended.

Work around: In a system that does not use Thumb state, there will be no problem.

In a system that uses Thumb state but does not use data aborts, or does not try to use data aborts in a recoverable manner, there will be no problem.

Otherwise the workaround is to ensure that a STR, STMIA or PUSH cannot precede a PC-relative load. One method for this is to add a NOP before any PC-relative load instruction. However this is would have to be done manually.

CAN.1: Data Overrun condition can lock the CAN controller

Introduction: Each CAN controller provides a double Receive Buffer (RBX) per CAN channel to store incoming

messages until they are processed by the CPU. Software task should read and save received data as soon as a message reception is signaled.

In cases, where both receive buffers are filled and the contents are not read before the third message comes in, a CAN Data Overrun situation is signaled. This condition is signaled via the Status register and the Data Overrun Interrupt (if enabled).

Problem: In a Data Overrun condition, the CAN controller is locked from further message reception.

Workaround: 1. Recovering from this situation is only possible with a soft reset to the CAN controller.

2. If software cannot read all messages in time before a third message comes in, it is recommend to change the acceptance filtering by adding further acceptance filter group(s) for messages, which are normally rejected. With this approach, the third incoming message is accepted and the Data Overrun condition is avoided. These additional messages are received with the corresponding

group index number can be easily identified and rejected by software.

Deep Power Down Mode.1: Deep Power Down mode is not functional

Introduction: Deep Power Down mode is like Power Down mode, but the on-chip regulator that supplies power

to internal logic is also shut off. This produces the lowest possible power consumption without

actually removing power from the entire chip.

Problem: The power consumption in Deep Power Down mode does not meet the specifications.

Workaround: None.

Vbat.1: Increased power consumption on Vbat when Vbat is powered before the 3.3 V supply used

by rest of the device.

Introduction: The device has a Vbat pin which provides power only to the RTC and Battery RAM. Vbat can be

connected to a battery or the same 3.3 V supply used by rest of the device (VDD(3V3) pin,

VDD(DCDC)(3V3) pin).

Problem: If Vbat is powered before the 3.3 V supply, Vbat is unable to source the start-up current required

for the Battery RAM. Therefore, power consumption on the Vbat pin will be high and will remain high until 3.3 V supply is powered up. Once 3.3 V supply is powered up, power consumption on the Vbat pin will reduce to normal and subsequent power cycle on the 3.3 V supply will not cause

an increased power consumption on the Vbat pin.

Workaround: Provide 3.3 V supply used by rest of the device first and then provide Vbat voltage.

Errata Notes

Note 1:

On each of the following port pins P0.23, P0.24, P0.25, P0.26, P1.30, and P1.31 (when configured as general purpose input pin (s)), leakage current increases when the input voltage is $Vi \ge Vdd\ I/O + 0.5\ v$. Care must be taken to limit the current to less than 4 mA by using a series limiting resistor.